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Summary 
This thesis describes the development of a power electronic converter for a 2 MVA series-
injection power-quality device. The converter is designed to interface directly with supercon-
ducting magnetic energy storage devices and operates at a nominal DC-bus voltage of 2.4 kV. 
In the first part of the thesis the viability of soft-switching for application to the 2 MVA 
converter is investigated. A new resonant turn-off snubber topology is introduced and a detailed 
theoretical study of the converter and snubber switching losses is carried out. An optimal 
snubber design procedure is derived. This is followed by a theoretical investigation of the 
effects of the different parasitic components on the snubber operation. In the final part of the 
investigation, a turn-on snubber is added to the turn-off snubber topology. An experimental 
evaluation of both the turn-off and combined turn-on and turn-off snubbers is carried out. 
In order to obtain a DC-bus voltage of 2.4 kV, a series-stacked converter topology, for use in 
the 2 MVA series-injection device, is investigated. A detailed theoretical analysis of the DC-bus 
balancing mechanisms is conducted. This theoretical analysis makes use of fundamental results 
from the theory of systems of linear differential equations; in particular of Floquet theory. 
In the final part of the thesis an experimental 700 kVA series-stacked phase-arm, operating at 
a 2.4 kV DC-bus voltage, is constructed. The operation of this converter is verified through a 
range of experiments and the measured results are compared with the theoretical predictions . 
ii 
Stellenbosch University  https://scholar.sun.ac.za
Opsomming 
Hierdie proefskrif bespreek die ontwikkeling van 'n drywingselektroniese omsetter vir 'n 2 MVA 
serie-injeksie toevoerkwaliteittoestel. Die omsetter is ontwerp om direk aan 'n supergeleidende 
magnetiese energiestoor te koppel en werk by 'n nominale GS-busspanning van 2.4 kV. 
In die eerste deel van die proefskrif word die moontlike toepassing van 'sagte skakeling' by hoe 
drywingsvlakke ondersoek. 'n Nuwe afskakelgapser word ondersoek en 'n deeglike teoretiese 
studie van die verliese in die gapser en omsetter word uitgevoer. Hierdie ondersoek gee aanlei-
ding tot 'n optimale ontwerpprosedure. 'n Teoretiese analise van die effek van die verskillende 
parasitere komponente op die werking van die gapser word gedoen. Laastens word getoon 
hoe 'n aanskakelgapser met die afskakelgapser gelntegnier kan word. Die werking van beide 
gapserbane word eksperimenteel bevestig. 
Aangesien die serie-injeksie omsetter by 'n GS-busspanning van 2.4 kV moet werk, word 'n serie-
geskakelde omsettertopologie ondersoek. 'n Breedvoerige teorie, wat die balansering van die 
GS-busspannings beskryf, word ontwikkel. Die teorie maak van basiese stellings uit die teorie 
van stelsels van linieere differensiaalvergelykings gebruik; in die besonder van Floquet-teorie. 
In die laaste deel van die proefskrif word die ontwerp van 'n eksperimentele 700 k VA serie-
geskakelde fase-arm wat by 'n GS-busspanning van 2.4 kV werk, bespreek. Die werking van die 
omsetter word eksperimenteel geevalueer en die gemete resultate word met die teorie vergelyk. 
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Chapter 1 
Power-quality problems and solutions 
1.1 Power quality and reliability 
Power-quality and reliability problems are abundant in power networks where the generation 
centers are concentrated in one area and power has to be delivered to areas far from this zone 
[28]. Power-quality problems also occur on strongly interconnected networks due to network 
switching. Dynamic or non-linear loads and interaction between the load and the network also 
give rise to a variety of power-quality problems. 
Power Su pply Relia bility 
dip outage 
Power Supply Quality 
Figure 1.1: Different problems encountered with power quality and reliability. 
Figure 1.1· shows some of the most common power-quality problems. The unwanted waveforms 
can be classified as those that lessen the reliability of the supply and those that degrade the 
quality. 
The first group, power outages and brief voltage dips lasting from one cycle to a few seconds, is 
much more serious than the second group and can cause a large amount of damage [70], [6]. If 
1 
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a dip exceeds even a few cycles, computer equipment, motors, servo-drives robots and machine 
tools cannot maintain control of the processes they power. 
These reliability problems can be divided into two categories, namely those that originate on 
the facility itself (customer side) and those that originate on the utility side [33]. Customer side 
problems are mainly caused by plant startup or shutdown or electrical faults with the facility. 
Utility side dips are caused by voltage depression as a result of abnormally large currents flowing 
through the power system impedance. These currents are mainly due to network faults and the 
starting of large motor or heating loads. Network faults are caused by lightning, cane fires, salt 
mist pollution, soil erosion and wash-away, fast-growing vegetation and sabotage [43], [101]. 
In South Africa and the USA voltage dips are by far the dominant and most costly power 
quality problem [101]' [37], [39], [22]. 
Interruptions may last from a few seconds to days. Installing multiple feeders and more trans-
formers reduces the occurrence of interruptions but increases the likelihood of dips due to the 
greater component count and the fact that more lines are exposed to lightning and fires. 
The second group of power quality problems consists mainly of harmonic distortions, impulses 
and dynamic over-voltages that interfere with electronic circuits and may cause failure of equip-
ment. Typical problems associated with harmonics are failure of commutation in thyristor 
rectifiers, overheating of equipment and trivial problems like fast running of digital clocks. 
Resonance at harmonic frequencies may result in the tripping of, or thermal damage to, shunt 
capacitor banks [101]. Loads that draw non-sinusoidal currents are the main cause of voltage 
harmonics. Typical sources of harmonics in power networks include variable speed drives, arc 
furnaces and rectifiers such as in aluminum smelters. 
Voltage flicker is a fluctuation in the voltage supply that gives rise to perceptible fluctuations 
in light intensity. Fluctuating loads, like arc furnaces, are the main cause of flicker. The human 
eye is particularly sensitive to fluctuations of around 8 to 19 Hz. The effect of flicker on other 
types of equipment is not significant. 
Asymmetry in the supply networks and the use of unbalanced (single-phase) loads are the main 
causes of voltage unbalance. Unbalanced supply voltages can cause overheating of motors, which 
is the single greatest load element in South Africa. 
Power-quality-related problems have serious financial implications for industry. In South Africa 
it is estimated that the large industrial customers lose R1.2 billion per annum due to voltage 
dips [101]. In the USA industrial customers lose an estimated $50 billion due to dips and 
momentary outages. Both of these represent losses in excess of 10% of the value of electricity 
sales in the respective countries. It is roughly estimated that the potential market for dip and 
momentary outages mitigation is equal to one tenth of total worldwide electricity sales per 
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annum [101]. The other power-quality phenomena represent a potentially smaller market. 
1.2 Power-quality solutions 
A number of different approaches to a solution of these problems have been proposed. These 
solutions include both utility-side and customer-side approaches. 
Shunt passive filters are widely used to suppress harmonics [1], [6], [9]. These filters provide a 
relatively inexpensive solution but can only compensate for a limited number of power-quality 
problems. They are also subject to a variety of other problems, including [17]: 
• The source impedance strongly influences the filtering characteristics of the shunt passive 
filter. The fact that the source impedance is not accurately known and varies with the 
system configuration makes it difficult to design. 
• The shunt passive filter acts as a sink to harmonic currents flowing from the source. In 
the worst case, the shunt passive filter may fall into series resonance with the supply 
impedance. This may result in overloading of the filter components. 
• At a specific frequency parallel resonance occurs between the shunt passive filter and the 
supply impedance. This leads to so-called harmonic amplification. 
• Shunt passive filters are subject to de-tuning as a result of aging of the filter components. 
Due to the shortcomings of shunt passive filters and with the availability of new power electronic 
switches (like the IGBT) and high-speed digital signal processors, active power line conditioners 
have been developed in recent years. These devices are generally classified as shunt and series 
compensators. Although they are able to compensate for a wide variety of power quality 
problems, they also have a number of disadvantages. These include: 
• Their initial and running costs are significantly higher than those of their passive coun-
terparts [25]. The lifetime of some of the power electronic components, for instance the 
DC-bus capacitors, is limited. These have to be inspected and replaced on a regular basis. 
• It has been wrongly believed that active filters are ideal harmonic compensators. As 
with passive filters the source and load impedances also influence their compensation 
characteristics [49]. 
• It is difficult and expensive to construct high-power converters with high bandwidth. 
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Figure 1.2: Shunt-injection power quality compensator. 
Hybrid compensating devices, combing converters, thyristor controlled reactors (TCRs) and 
passive filters have been introduced to reduce the cost of active filters (see [97], [57], [98], [84], 
[62], [66], [80], [96] and [51]). One of the great advantages of this approach is a decrease in the 
required power rating of the high-performance converter. This results in decreased overall cost 
of the compensator. 
1.2.1 Shunt compensation (STATCOM topology) 
Figure 1.2 shows a shunt power quality compensator. It consists of a power electronic converter 
that is controlled to act as a current source, in shunt with the supply. Depending on the 
application, an optional energy storage element may be connected to the DC-bus. 
When being used as an active filter, a compensating current if is injected to perform harmonic 
compensation for non-linear loads [27], [17], [83], thus canceling the load harmonics. The 
unwanted harmonic components flow only between the load and the compensator. This means 
that the supply current is sinusoidal. Its control is implemented through a detection and 
extraction circuit that provides a current reference consisting of the load harmonic current. 
One prerequisite for this device to function properly is that the load can be modeled as a 
current source (primarily inductive) [95], [49]. 
Apart from harmonic compensation this topology can also be used for power factor correction by 
injecting reactive power into the network. A small real power component is drawn to maintain 
the DC-bus at a constant value. This device can also compensate current unbalance between 
the three phases as well as for flicker. 
The shunt device can be installed as a load current compensator (near the harmonic producing 
load) or as a harmonic damping device. Studies indicate that high levels of harmonics, during 
certain times of the day, can be caused by 'harmonic propagation' as a result of series/parallel 
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Figure 1.3: Series-injection power quality compensator. 
resonance between the line inductance and shunt capacitors connected on the distribution net-
work [62]. By providing a low impedance path through the shunt compensator, these harmonics 
can be damped. 
By adding isolation thyristors Ti between the supply and the shunt-injection device, the device 
can be used as a UPS to provide power to the load during dips or outages. The thyristors are 
force commuted by the shunt compensator that takes over the full load current. By using this 
force-commutation technique the response time of the converter to voltage dips or outages is 
in the order of a few milliseconds. In this case an energy storage device, for instance batteries, 
flywheels or a superconducting energy storage device (SMES), supplies the energy [99]. 
One commercial device that operates on this principle is the DPQC-250 (Dynamic Power Qual-
ity Compensator) that has been developed at the University of Stellenbosch in association with 
ESKOM and APEC (AMS Power Electronic Converters). This multi-functional device makes 
use of battery energy storage for dip compensation and also provides active filtering and power 
factor correction. 
1.2.2 Series compensation (DVR topology) 
The series-injection topology is shown in Figure 1.3. It consists of a power electronic converter 
(controlled to act as a voltage source) in series, between the AC source and the load. A voltage 
VI is injected in series with the supply voltage. Most of these devices make use of an injection 
transformer. Figure 1.3 also contains a thyristor bypass, which is used for protection purposes. 
One of the applications of the series-injection device is as a harmonic isolator. In this application 
the device is controlled in such a way that it presents a high impedance to harmonic currents. 
In the process the source current is forced to be sinusoidal [95] [49]. In this mode of operation 
the device functions best if the load can be modeled as a voltage source, for instance, a diode 
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rectifier with smoothing capacitors [95]. A shunt passive filter may also be combined with the 
device to provide a low impedance path for harmonics. 
The device may also be used as a dip compensator or to compensate for voltage unbalance 
by injecting a voltage component in series with the supply voltage. Recently some attempts 
have been made to eliminate the injection transformer in order to bring down the cost of the 
series-injection device [30], [100]. A transformerless dip compensator making use of a multilevel 
cascaded topology [49] is currently being developed at the University of Stellenbosch. A dis-
advantage of the transformerless series-injection topology is that energy cannot be exchanged 
between the DC-buses of the three converters (one per phase) and each phase requires its own 
individual energy storage device. 
The main disadvantage of the series-injection topology is the fact that large fault currents will 
flow through the injection device under line fault conditions. Fault protection schemes for series 
active filters do exist [92], [108]. One way to protect the converter is to design the injection 
transformer in such a way that it saturates under fault currents. Another way is to provide 
a thyristor bypass with a high peak current rating. If the device is only operated as a dip 
compensator, the by-pass may be closed under normal operating conditions and opened when 
a dip is detected. 
1.2.3 Unified series-shunt and shunt-series compensation 
Figure 1.4 shows the series-shunt and shunt-series power quality devices which combine the 
benefits of both topologies [26], [62]. An optional energy storage device can be connected to 
the common DC-bus of the two converters. 
Depending on the type of load (inductive or capacitive), either the series or the shunt device can 
be used to compensate for load harmonics. It is also possible to compensate for various other 
power quality problems, for instance, flicker, dips, poor power factor and current or voltage 
unbalance. The power ratings of the two units are not necessarily equal and depend on the 
required power quality solution. 
In most applications the shunt device is responsible for regulating the DC-bus. The energy 
required for dip compensation can be provided through the energy storage element and the 
shunt unit. Table 1.1 summarizes the functions of the series, shunt and series-shunt devices. 
The same converter topology is also applied to transmission system, where its purpose is quite 
different. In this context it is applied as a FACTS device and is referred to as a unified power 
flow controller (UPFC). 
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Figure 1.4: Series-shunt and shunt-series power quality compensators. 
1.3 Project overview 
The aim of this thesis is to study and develop the power electronic converter for a 2 MVA 
series-injection power quality device. This thesis formed part of a two-year research project for 
ESKOM on the development of a 2 MVA unified series-shunt power quality compensator. The 
main purpose of this device is to act as a dip compensator, although provision was made for 
multi-functionality in the design. 
The overall ESKOM research project consisted of two main parts: 
1. The development of a lloth scale model (200 kVA) of a full three-phase series-shunt power 
quality compen~ator. This section of the project focused mainly on the closed-loop control 
of the power electronic converters of the series-shunt device [106]. 
2. The development of a single phase-arm (700 kVA) of a 2 MVA series-injection converter 
operating at a DC-bus voltage of 2.4 kV. This part of the project is reported in this thesis 
and it focused mainly on the converter technology. 
Two of the main specifications laid down by ESKOM were: 
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Power Quality Problem Series Device Shunt Device Series-shunt and Shunt-series 
Harmonic isolation Yes No Yes 
Voltage dips Yes Yes (in UPS mode) Yes 
Power factor correction No Yes Yes 
Flicker Yes Yes Yes 
Current unbalance No Yes Yes 
Voltage unbalance Yes No Yes 
Voltage regulation Yes No Yes 
UPS operation No Yes Yes 
Table 1.1: Summary of the functions of the power quality compensator topologies. 
1. The converter should be able to operate at a DC-bus voltage of between 2 and 2.5 kV. The 
main reason for this is that it must be able to interface with a superconducting magnetic 
energy storage device (SMES). This energy storage device provides a regulated DC-bus of 
2.4 kV. Current dip compensators using superconducting magnetic energy storage devices 
are equipped with an extra GTO-based step-down converter to obtain an 800 V DC-bus. 
Eliminating this converter brings the overall system cost down and leads to an increase 
in efficiency. 
2. The three phases of the converter should function independently. The three converters 
are connected to a common DC-bus, but the control of the three converters must be 
independent. 
This thesis focuses on two of the aspects of high-power converter technology: 
1. During the first part of the project soft-switching technology was developed and two 
new resonant snubber topologies were introduced. This research followed on the detailed 
investigation of the auxiliary resonant pole converter done in [105]. These new topologies 
were evaluated at a 70 kVA power level to determine their viability for use in the 700 kVA 
phase-arm. 
2. The second part of the research focuses on high-voltage converter technology. By the 
time that the 700 kVA phase-arm was designed new high-voltage (2.5 kV, 3.3 kV and 
4.5 kV) IGBTs were not yet commercially available. This meant that some form of series 
stacking of switching devices had to be used. A series-stacked converter topology was 
selected for this purpose. The second part of the research focused on the balancing and 
stability properties of this converter. 
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This thesis does not include a detailed investigation of the protection of this series device. More 
information on this important topic can be found in [108]. 
1.4 Soft-switching converters 
The IGBT-based voltage source pulse-width modulated DC to AC converter has been the main 
choice in power electronic applications for the last number of years. This is due mainly to its 
simple drive circuit, low losses and effective protection circuitry. The switching frequency of 
very high power converters is, however, limited to a few kilohertz due to thermal limitations, 
as a result of switching losses, and EMI constraints. 
Due to the fact that a relatively high bandwidth and a high quality of the output voltage 
waveform is required from the 2 MVA converter, a relatively high switching frequency has to 
be selected. Increasing the switching frequency also leads to smaller filter components, which 
results in a cost reduction as well as a reduction in the overall size of the converter. On the 
basis of these considerations it was decided to investigate the feasibility of soft switching for 
the 2 MVA phase-arm. 
A wide variety of soft-switching topologies for DC to AC converters have been introduced over 
the years. These can broadly be classified as [18]: 
1. Load resonant DC-AC converters. (See, for instance, [50], [38], [10], [52], [19], [24], [31], 
[21] and [32]) A resonant LC tank circuit is added to the load side of the converter. By 
utilizing the natural resonance of this circuit, zero voltage switch (ZVS) or zero current 
switch (ZCS) conditions can be produced for the switches of the converter bridge. 
2. Resonant transition DC-AC converters. (See, for instance, [82], [29], [93], [75], [23], [85], 
[73], [36], [77] and [64]) In these topologies a resonant network is added to the main 
converter in order to create the ZVS or ZCS conditions. These may be passive networks, 
but in many topologies active switches are required to initiate the start of the resonant 
cycle. 
3. Resonant link DC-AC converters. (See, for instance, [23], [35], [58], [78], [16], [65] and 
[69].) In this case the resonant network (active or passive) is connected between the 
input DC source and the converter bridge. The input bus oscillates in order to create the 
soft-switching conditions. 
All of these topologies offer some advantages in terms of reduced switching losses and decreased 
:; and ~~. Disadvantages of these topologies include complicated circuitry, limitations on the 
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control algorithms and increased current or voltage stresses on the main converter switches or 
auxiliary switches with high peak voltage or current ratings. 
In [105] the auxiliary resonant pole converter (ARCP) was identified as being well suited to high 
power levels. This is mainly based on the fact that the resonant inductors carry large currents 
for only very small periods of time. A detailed investigation of this topology was carried out 
and an integrated module was developed. One of the problems identified with the ARCP is the 
high peak current rating of the auxiliary switches. This is typically between 120% and 180% 
of the maximum load current. Thyristors were used as auxiliary switches in [105]. However, 
due to their excessive turn-on losses when used above their rated current, the advantages of the 
ARCP were limited. IGBT devices may also be considered as auxiliary switches, but commercial 
IGBTs are designed to enter their linear region of operation (for protection purposes) if used 
significantly above their rated current .. 
In Chapter 2 a new resonant turn-off snubber that makes use of an auxiliary discharging circuit 
is introduced. The main advantage of this new topology is that the peak current rating of the 
auxiliary switches is small compared to that of the main switches. Later in Chapter 2 a turn-on 
snubber is integrated with the turn-off snubber in order to obtain the full benefit of reducing 
both the turn-on and turn-off losses. 
1.5 Series-stacked converter topology 
As mentioned above, at the time that the project was initiated a DC-bus voltage of 2.4 kV 
could not be obtained with single switching devices and some form of series stacking had to be 
applied. 
Figure 1.5 shows a three-level series-stacked converter topology that was selected for this appli-
cation. In [61] this topology was introduced for use in high-voltage DC and SVC applications. 
It is, however, believed that this topology has been published before, although the references 
could not be located. 
The three-level series-stacked converter consists of three standard full-bridge converter modules 
with their DC-buses stacked in series. The outputs of the three converters are filtered and con-
nected to three identical primaries of the injection transformer. Since the injection transformer 
is a non-standard transformer (based on ESKOM's range of transformers), the fact that it re-
quires three individual primaries is not a serious disadvantage. Depending on the application 
the filter capacitors may be combined and placed on the secondary side of the transformer. In 
this case the leakage inductance of the transformer can be used as part of the filter inductor. 
When using the latter configuration, large ripple currents will flow through the windings of the 
transformer, leading to increased losses. 
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Figure 1.5: Three-level series-stacked converter. 
Initially multilevel converters were investigated for the current application. As with the series-
stacked converter topology these converters offer a high DC-bus voltage and reduced harmonic 
content of the output voltage waveform. Two of the best-known multilevel converter topologies 
are the diode clamped converter [46] and the flying capacitor multilevel converter [86] . In the 
current application the series-stacked converter topology offers some advantages over these two 
topologies. These include: 
• It does not require extra components like clamping diodes and flying capacitors. It exploits 
the presence of the injection transformer, which is an integral part of the series-injection 
device. 
• In a three-phase system the individual DC-bus capacitors banks of the respective full-
bridge converters can be connected in parallel. Although this is possible with the diode-
clamped topology, it cannot be achieved with the flying capacitor topology. 
• It has excellent balancing properties. This will be proven formally in Chapter 3. 
• The series-stacked converter topology can easily be reconfigured to operate at a lower 
(one-third) DC-bus voltage. This is achieved by connecting the DC-buses of all the 
full-bridge converters in parallel. In this case other energy storage devices, for instance 
batteries and flywheels, can be used. This option will, however, not be pursued in this 
thesis. 
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• It makes use of standard full-bridge converter building blocks that can be purchased from 
a number of manufacturers. 
The stability analysis of the two- and three-level series-stacked converter topologies is the 
subject of Chapter 3. In Chapter 4 the construction of the laboratory prototype of the 700 k VA 
series-stacked phase-arm is discussed. This is followed by an experimental evaluation of its 
operation. Although the IGBT technology has since improved to the point where a 2.4 kV DC-
bus voltage can be obtained using single devices, the basic principles laid down in this thesis 
can be applied to obtain higher rated converters with higher DC-bus voltages and increased 
total power rating. 
1.6 Summary of the research contributions 
The main focus of this thesis is on high-power converter technology for series-injection power 
quality compensators. A research contribution is made in two areas: 
1. In Chapter 2 new snubber topologies suited to high-power voltage source converters are 
introduced. As a first step a new resonant turn-off snubber is developed. A study of 
the different converter and snubber losses is made. This gives rise to an optimal snubber 
design procedure that takes the effect of a number of parasitic components into account. 
This is followed by a detailed study of the effect of the different parasitic components 
on the snubber operation. An experimental version of the snubber is constructed and 
practical measurements of the switching behavior and efficiency are carried out. The 
aim is to evaluate the feasibility of this topology for use in the 700 kVA phase-arm. The 
measured results are compared with the theoretical results. In the final part of the chapter 
a turn-on snubber is added to the turn-off snubber topology. Its basic operating principles 
are described and an experimental prototype is constructed. 
2. In Chapter 3 the DC-bus balancing properties of the series-stacked converter topology is 
studied. An extensive theory, describing the balancing mechanisms of the converter is 
developed for two- and three-level series-stacked converters. The operation and stability 
of these converters under two different modulation schemes are considered. 
As a first step the system of differential equations describing the operation of the con-
verter is derived. So-called d and t parameters are introduced and the original circuit 
is transformed to an equivalent circuit that facilitates an understanding of the balancing 
f 
mechanisms. Fundamental results from the theory of differential equations are applied. 
By using Liapunov's theorem the stability of the system is proved. This is followed by a 
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study of the dynamics of the balancing process by making use of Floquet theory. In the 
process effective ways of simulating the operation of the converter are derived. 
In Chapter 4 the experimental 700 kVA phase-arm is constructed. This is followed by 
an experimental evaluation of the converter. The experimental evaluation confirms the 
balancing theory of Chapter 3 and proves that the converter operates effectively at its 
rated DC-bus voltage. 
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Chapter 2 
A new resonant snubber 
2.1 Introduction 
This chapter introduces a new resonant snubber topology that is based on the auxiliary resonant 
pole converter. The main feature of this active snubber is that the peak current rating of the 
auxiliary switches is small compared to that of existing soft-switching circuits like the ARCP. 
As a first step the effect of turn-off transients on IGBT converters is targeted by introducing a 
new turn-off snubber. Later a turn-on snubber is added to this topology to reduce the effects 
of both the turn-on and turn-off transients in high-power converters. This new topology forms 
part of the class of active resonant transition DC-AC converters (see p. 9). 
Experimental versions of both the turn-off snubber and the combined turn-on/turn-off snubbers 
are constructed with the aim of evaluating the feasibility of these topologies at a 2 MVA power 
level. 
2.2 A resonant turn-off snubber 
In power bipolar transistor switching circuits, shunt capacitor turn-off snubbers were origi-
nally used to reduce the turn-off loss and prevent reverse-biased second breakdown (see [41]). 
Modern IGBT devices do not suffer from the problems associated with second breakdown. 
However, some modern devices, for instance, GTOs and new high-voltage IGBTs, do require 
turn-off snubbers to function properly. At high power levels adding snubber circuits becomes 
an attractive option to reduce switching loss and EMI; thereby extending the device ratings. 
Some discrepancies appear in the literature concerning the ratio of turn-on to turn-off loss of 
modern high-power IGBT devices. Experimental results obtained in [71] and [72] showed that 
the turn-off loss in IGBT converters is significantly (3 times) greater than the turn-on loss. 
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Figure 2.1: The auxiliary resonant commutated pole converter. 
On the other hand [60] advocates the use of turn-on snubbers only. An oral communication 
with Prof J. Baliga, the inventor of the IGBT, revealed that it is possible to shape the ratio 
of turn-on to turn-off loss in the design process of the device. Device data sheets, for instance 
[102]' show that the turn-off loss of integrated power modules is significantly greater than the 
turn-on loss at high currents and high temperatures. The turn-on loss is, however, influenced 
by the amount of parasitic inductance in the converter bus-bar structure and decreases with 
increasing parasitic inductance. 
The aim of this section is to introduce a new resonant turn-off snubber (see [88]) . As a first 
step a short overview of the ARCP is presented. The turn-off snubber circuit is introduced 
and its operating principles are discussed. This is followed by an investigation of the different 
loss components and an optimal snubber design procedure. A detailed investigation of the 
influence of the different parasitic components on the snubber operation is carried out. Finally, 
an experimental version of the snubber is constructed to evaluate its influence on the turn-off 
behavior of an integrated power module. 
In the final part of the chapter a turn-on snubber will be combined with the new turn-off 
snubber, to achieve the full benefits of reducing the switching loss and EMI of both switching 
transients. 
2.2.1 The auxiliary resonant commutated pole converter (ARCP) 
This section provides a short overview of the operation of the ARCP converter. The aim is to 
show the evolution of the resonant turn-off snubber from the ARCP converter. 
Figure 2.1 shows the ARCP converter topology (see, for instance, [74], [42] and [105]), while 
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Figure 2.2 shows the voltage and currents waveforms used in the following discussion. The main 
phase-arm is formed by IGBTs Gp and Gn and free-wheeling diodes Dp and Dn. Capacitors Cdp 
and Cdn form the DC-link capacitor bank, with the center point taken as the ground reference. 
The inductive load is modeled as a current source f o . The auxiliary commutation circuit is 
formed by capacitors Crp and Crn, inductor Lr and auxiliary switches (thyristors) Srp and Srn. 
Capacitors Crp and Crn are equal in value and are denoted by Cr. 
Consider the case where the load current fo is positive. Prior to time a free-wheeling diode 
Dn is conducting the load current. At time a auxiliary switch Srp is triggered. For a ~ t < tl 
switch Srp and inductor Lr start taking over the load current from Dn. During this period 
current iLr is given by 
(2.1) 
At time tl = 2Iv~r diode Dn turns off and inductor Lr starts to resonate with capacitors Crp 
and Crn. In the process Crp is discharged, while Crn is charged to voltage Vd. During this 
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period current iLr is given by 
. I Vd J2Cr . (( )) 
'I, Lr = 0 + 2 Lr sm Wo t - tl , (2.2) 
where Wo = k. Furthermore, voltages vCrp and VCrn are given by 
(2.3) 
and 
(2.4) 
At time tl + t2 (with t2 = :0) voltage vCrp reaches zero and main switch Gp is turned on. The 
voltages over Crp and Crn are now clamped by the combination of Gp and Dp. Note that Gp 
turns on at zero voltage and zero current. Furthermore, at time tl + t2 current iLr is equal to 
the load current 10 and starts to decrease linearly at a rate of 
dh r Vd 
dt 2Lr · 
(2.5) 
At time tl + t2 + t3 (with t3 = 2rv}Q) current iLr reaches zero and thyristor Srp turns off. For 
the remainder of the period that Gp is on, current iLr is equal to zero, while the voltages over 
the snubber capacitors remain in their present states. 
At time tl + t2 + t3 + t4 main switch Gp is turned off. Capacitors Crp and Crn now take over 
the load current 10 from Gp , which turns off at zero voltage. The converter output voltage Vo 
decreases linearly with the gradient of the turn-off voltage slope given by 
dvo 10 
dt 2Cr · 
(2.6) 
The total turn-off time t5 is given by 
(2.7) 
At the end of the turn-off cycle the output voltage Vo reaches -~. The process now starts over 
again. 
When the load current 10 is relatively small capacitors Crp and Crn do not fully charge and dis-
charge, respectively, before Gn is turned on. This results in excessive currents flowing through 
Crp , Crn and Gn. In this case auxiliary switch Srn may be triggered to provide turn-off assis-
tance. More details on this mode of operation can be found in [105]. 
Some observations concerning the operating principles of the ARCP can be made. These 
observations gives rise to the turn-off snubber topology of the following section. 
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Figure 2.3: New resonant turn-off snubber topology. 
1. The peak current rating of the auxiliary switches is given by 
f =1 VdJ2Cr 
Lr(max) a + 2 L
r
· 
(2.8) 
In practical converters this is substantially larger than the peak current rating of the main 
switches. 
2. If it is possible to 'uncouple' the load from the snubber capacitors the fa term in equa-
tion 2.8 disappears, which significantly reduces the peak current rating of the auxiliary 
switches. 
3. A relatively high resonant frequency Wo has to be chosen. The time period tl + t2 has 
to be shorter than the converter blanking time. This is another factor that leads to 
the high peak current rating of the auxiliary switches. Increasing the time available for 
the resonant cycle would lead to a decrease in the peak current rating of the auxiliary 
switches. 
2.2.2 Basic turn-off snubber operation 
Figure 2.3 shows the new resonant turn-off snubber topology. IGBTs Gp and Gn along with 
free-wheeling diodes Dp and Dn are a standard IGBT phase-arm. As in the previous section 
the inductive load is considered as a current source fa. It is assumed that the load current is 
constant during the turn-off cycle of the phase-arm. 
The resonant snubber consists of capacitors Crp and ern, diodes Drp and Drn , inductors Lrp and 
Lrn and auxiliary switches Srp and Srn. Components Crp , Drp , Lrp and Srp form the turn-off 
snubber for Gp, and Srp is only triggered during periods of positive load current. Similarly, Crn, 
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Drn , Lrn and 8rn form the turn-off snubber for Gn and 8rn is only triggered during periods of 
negative load current. In their most basic form thyristors can be used as auxiliary switches, but 
IGBTs, MOSFETs, GTOs and MTOs are also suitable. The auxiliary switches do, however, 
require a reverse blocking capability equal to .!f, which can be achieved by connecting a diode 
in series with the device. Capacitors Crp andCrn are equal in value and will be denoted by 
Cr, as are inductors Lrp and Lrn , which will be denoted by Lr. Essentially the snubber is 
a standard turn-off snubber (see, for instance, [10], p. 682) with a regenerative ARCP-based 
capacitor discharging circuit. The main advantage of this topology is that the peak current 
rating of the auxiliary switches is small compared to that of the standard ARCP converter and 
other resonant topologies, as will be shown shortly. The voltage rating of the auxiliary switches 
is half that of the main switches. 
To explain the operation of the snubber the following assumptions are made in this section: 
1. All the switching elements are ideal. This means that they have no conduction or switch-
. ing losses and switch from one state to the other instantaneously. Furthermore, it is 
assumed that all the switches can block infinite voltages in the off state. 
2. The passive components are ideal. They are assumed to be totally linear and have no 
losses. 
3. The load current 10 is constant during the turn-off cycle of the main IGBT phase-arm. 
4. The top and bottom DC-bus voltages do not drift and are fixed at ~d and - ~d, respec-
tively. 
5. There are no parasitic inductances, capacitances or resistances in the circuit. 
Refer to Figure 2.4 for an explanation of the snubber operation. Consider the case where the 
load current 10 is positive. Prior to time 0 diode Dn is conducting the load current. Capacitors 
Crp and Crn are fully charged with vCrp = VCrn = Yd. As the main switch Gp turns on, at time 0, 
the output voltage Vo swings from - Vd /2 to Vd /2 almost instantaneously. At the same instant 
thyristor 8rp is triggered and inductor Lrp starts to resonate with capacitor Crp , discharging 
Crp in the process. During the resonant cycle current iLrp ' through the resonant inductor, is 
given by 
. Vd{C;.() 
'tLrp = 2:V L;. sm wot , (2.9) 
where Wo = JL~Cr. Voltage vCrp over capacitor Crp is given by 
(2.10) 
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Figure 2.4: Thrn-off snubber voltage and current waveforms. 
At time tl = :0 (after half a resonant cycle) i Lrp reaches zero and Srp turns off as the voltage 
over Crp reaches zero. Time tl will be referred to as the capacitor discharge time. The peak 
current through Lrp is given by 
(2.11) 
During the period tl ~ t ~ tl + t2, G p is conducting the load current and capacitor C rp remains 
discharged. 
At time tl +t2 switch G p is turned off and Drp becomes forward biased. Diode Drp and capacitor 
Crp takes over the load current from Gp , which turns off at zero voltage. The converter output 
voltage Va decreases linearly, with the gradient of the turn-off voltage slope given by 
(2.12) 
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G 
Figure 2.5: Turn-off snubber control circuit. 
The total turn-off time ta is given by 
VdCr 
ta = ---y;- ' (2.13) 
At time tl + t2 + ta the output voltage reaches - * and the voltage over Crp is equal to Yd. 
The cycle now starts over again. 
It is important to note that the auxiliary switches turn on and off at zero current. Hence the 
auxiliary circuit is itself a soft-switching circuit. The operation of the snubber during periods 
of negative load current is totally symmetrical to that during periods of positive load current. 
When the load current is negative, auxiliary switch Sm is triggered to initiate discharge of 
capacitor Crn. 
2.2.3 Implementation considerations 
In this section some of the practical considerations of implementing the resonant turn-off snub-
ber are discussed. 
As the load current 10 decreases, the total turn-off time ta increases. If the total turn-off time 
exceeds the blanking time, tb of the main module, switch Gn will turn-on before capacitor Crp 
is fully charged. This will result in excessive current flowing through Gn , Drp and Crp , which 
may lead to the destruction of one or more of these devices. One solution to this problem is to 
measure the output current 10 and to cease operation of the snubber when 
(2.14) 
Figure 2.5 shows the snubber control circuit designed to accomplish this. The output current is 
measured and compared to reference currents 1min(p) and 1m in (n) for the top and bottom IGBTs, 
respectively. If the measured output current is greater than the reference current 1m in (p ), the 
gating signal of Gp is also applied to switch Srp. On the other hand, if the output current is 
less than the reference current 1min(n), the gating signal of G n is also applied to Srn. 
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Figure 2.6: Turn-off snubber with charging resistors. 
It is important to carefully consider the operation of the snubber when the output current 
changes sign. Consider the case where the output current 10 is positive at the beginning of 
the switching cycle, and changes sign during the particular cycle. At the end of the switching 
cycle diode Dp conducts the load current, which G n takes over when turning on. If capacitor 
Crp was discharged, based on the positive load current at the beginning of the switching cycle, 
large currents will flow through C rp , Drp and Gn . For this reason the magnitudes of 1min(p) and 
1min(n) should be chosen greater than the maximum possible change (ripple) in the magnitude 
of the output current during one switching cycle. 
Another important practical consideration is the fact that the snubber capacitors have to be 
charged before the converter is turned on to avoid excessive current when the main IGBTs 
turn on for the first time. For instance, if Crn is not charged to Vd and Gp turns on, a large 
current will flow through Gp , Drn and Crn. Charging of the snubber capacitors can be achieved 
by slowly increasing the DC-bus voltage while the converter is switching. Another alternative 
is to connect resistors between the snubber capacitors and the DC-bus in order to charge the 
snubber capacitors before switching the main IGBT module as shown in Figure 2.6. Resistor 
14 charges capacitor C rp while R", charges Crn before the converter starts switching. 
Some attention should also be given to the effect of the snubber on the DC-bus center point 
voltage. Again consider the case where the load current 10 is positive. The load current returns 
through the DC-bus center point. This will cause the voltage across the top DC-bus capacitor 
to decrease, while the voltage over the bottom capacitor increases. During periods of positive 
load current Srp is triggered which results in current flowing out of the DC-bus center point. 
This will to a limited extent cancel the unwanted drifting effect caused by the load current 
returning through the center point. This shows that the snubber assist in a limited way with 
the balancing of the DC-bus center point. In full-bridge or three-phase converters the load 
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current does not necessarily return through the center point and careful consideration should 
be given to the effect of the snubber when designing the DC-bus capacitors. 
When designing the snubber a compromise must be made between the main IGBT turn-off loss, 
peak current rating of the auxiliary switches and total discharge time of the snubber capacitor: 
1. Increasing the size of the snubber capacitor Cr results in decreased turn-off loss in the 
main IGBT. This is at the expense of increased blanking time (especially at low output 
currents), greater peak current rating of the auxiliary switches and increased capacitor 
discharge times. It is important to note that the maximum (and minimum) duty cycle is 
limited by the capacitor discharge time. 
2. Increasing the size of the resonant inductor Lr will result in lower peak ratings for the 
auxiliary switches at the expense of increased capacitor discharge time. It will also result 
in increased conduction loss in the resonant inductor. 
Throughout this chapter examples will be used to illuminate the theoretical analysis of the 
snubber. 
Example 2.1 
The PM200DSA120 integrated IGBT module from Powerex (see [102], p. 0-43) will be used 
as an example of the main IGBT module. This module was used in [105] as a basis for 
the evaluation of an ARCP converter. Table 2.1 summarizes the properties of this module. 
Based on this IGBT module, a turn-off snubber for a power electronic converter, meeting the 
Parameter Symbol Value 
Collector-Emitter Voltage VCES 1200 V 
Collector Current Ic 200 A 
Peak Collector Current Icp 400 A 
Supply Voltage Vcc 900 V 
Supply Voltage, Surge CCC(surge) 1000 V 
Collector Dissipation Pc 1140 W 
Collector Turn-off Time tC(o!!) 600 ns 
Table 2.1: Parameters of the Powerex PM200DSA120 IGBT module. 
specifications of Table 2.2, must be designed. The base value Cr ! of the snubber capacitance is 
defined as 
(2.15) 
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Parameter Symbol Value 
Nominal DC-bus Voltage Vd 800 V 
Maximum Peak Output Current Io(max) 200 A 
Switching Frequency Is 10 kHz 
Blanking Time tb 5J-ls 
Maximum Duty Cycle d max 0.85 
Load Impedance Zo 3.4 n 
Table 2.2: Design parameters for experimental converter with turn-off snubber. 
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Figure 2.7: Minimum magnitude of output current at which snubber is triggered. 
As mentioned earlier the minimum magnitude of the output current at which the snubber can 
be used is determined by the blanking time tb and is given by equation 2.14. Figure 2.7 shows 
this minimum value Iosnub(min) of the magnitude of the output current as a function of the size 
of the snubber capacitor Cr. 
A capacitor discharge time t1 of 10 J-lS is chosen in order to obtain the lowest possible peak 
current rating of the auxiliary switches with a maximum duty cycle of 0.85. From the fact that 
t1 = ..2!:... it follows that the maximum value of the resonant inductor as a function of t1 and Cr wo 
is given by 
t2 
Lr = 2C1 . 
7r r 
(2.16) 
Figure 2.8 shows the value of the resonant inductor Lr as a function of Cr based on this equation. 
It is important to note that the auxiliary inductor carries a very small average current. 
From equations 2.11 and 2.16 the peak current rating hr(max) of the auxiliary switches is given 
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Figure 2.8: Lr as a function of Cr for a capacitor discharge time tl = 10j.ts. 
1fVdCr 
hr(max) = 2tl (2.17) 
and is shown in Figure 2.9. For Cr = Cr ! the peak current rating of the auxiliary switch is 
approximately 20 A. This means that an IGBT with an average current rating of approximately 
10 A can be used as an auxiliary switch. The rated voltage of the IGBT is 600 V. A 600 V diode 
has to be connected in series with the IGBT to provide the required reverse blocking capability. 
The total power rating of the auxiliary IGBT is only 3% of that of the main module. For the 
ARCP converter the peak current rating of the auxiliary switch is between 120% and 180% 
([105] p. 106) of that of the main switches, with half the voltage rating of the main switches. 
2.2.4 Evaluating the snubber losses 
One of the key considerations when designing the turn-off snubber is to obtain the optimum 
balance between the reduction in turn-off loss in the main IGBT and the losses in the snubber 
circuit itself. In this section the different loss mechanisms are studied, including the losses in the 
resonant inductor, auxiliary switch and other parasitic components. Experience with ARCP-
based converters [105] has shown that losses in the resonant inductor and auxiliary switches 
are significant compared to the reduction in switching loss in the main IGBT. It is important 
to have reasonable estimates of the losses in the different snubber components when designing 
these components. 
It will later be shown that the snubber and main module parasitic inductances have a major in-
fluence on the snubber's effectiveness. The exact value of this inductance can only be measured 
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Figure 2.9: Peak current rating of the auxiliary switches as a function of Cr . 
once the snubber has been constructed and is not taken into account in the initial evaluation of 
the total turn-off loss. Great care should be taken in the physical layout to keep this parasitic 
inductance as low as possible. 
A number of studies on the switching behavior of IGBTs under soft-switched conditions can be 
found in the literature (see, for instance, [59], [56J and [55]). Detailed simulations are, however, 
complicated and require device parameters that are not readily available. The approach followed 
in this thesis is a 'first-order optimization process'. As a first step it is assumed that the snubber 
does not affect the switching behavior of the main IGBT. The design can then be iteratively 
refined by constructing the snubber, measuring its switching behavior and again applying the 
first-order optimization technique. 
The final aim with the analysis of this section is to develop an optimal snubber design procedure 
which will result in a design that will minimize the total converter switching loss. Although the 
losses can be calculated through numerical simulation, this results in excessive calculation times 
when calculated over a full fundamental cycle of the output current for a variety of different 
snubber parameters. For this reason analytical expressions are developed for the different 
loss components. A more complete analysis of the snubber, taking the effect of the parasitic 
components on the snubber operation into account , will be made in the next section. This 
more complete model can be used to fine-tune the optimal design process. 
Two different cycles of operation are studied, namely the main module turn-off cycle and the 
capacitor discharge cycle. 
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Figure 2.10: The turn-off tail current characteristic of an IGBT. 
2.2.4.1 Main IGBT turn-off cycle 
In the first part of this section the IGBT tail-forming characteristics are used to model the 
turn-off loss of an IGBT converter fitted with the resonant turn-off snubber. Figure 2.10 shows 
the turn-off tail current characteristic of an IGBT. The main difference between the IGBT 
turn-off behavior and that of a power MOSFET is the fact that the collector current waveform 
can be separated into two distinct time intervals. The rapid turn-off during t Ii is due to the 
MOSFET portion of the IGBT. The 'tailing' during the second interval tti is due to stored 
charge in the n- drift region of the IGBT. During this period excess carriers are removed 
through recombination. When shortening time tti, the on-state voltage is increased, which 
results in increased conduction loss. As in a bipolar transistor, tti increases with increased 
temperature. 
The approach followed in this section is based on that in [54]. Unlike in [54] the losses in a 
number of parasitic components are taken into account. 
The following assumptions are made in the current analysis: 
1. During turn-off the IGBT collector current declines to zero in two time-linear segments. 
The first segment is of duration t Ii (current fall time), while the second segment is of 
duration tti (current tail time). These two segments are described by the following equa-
tions: 
. { 10 (1 + (A - l)f) 
1, (t) - It 
C - AI (1 _ t-tl i ) 
o t ti 
if 0 < t ::; t I i 
if t Ii ::; t ::; t Ii + tti 
(2.18) 
2. The turn-off current waveform of the IGBT is not affected by the snubber. That means 
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Figure 2.11: Three cases of snubber operation during main module turn-off. 
that the current fall and tail times t fi and tti are not functions of the snubber size. 
Furthermore, the knee-point current Alo is only a function of the output current 10 and 
not of the snubber size. 
3. The snubber diode is ideal. This means that it switches instantaneously from one state 
to the other and has no conduction loss. 
4. There are no parasitic inductances in the snubber circuit. 
5. The snubber capacitor is ideal. It is totally linear and has no equivalent series resistance 
(ESR) . 
Figure 2.11 shows three different cases of turn-off waveforms depending on the magnitude of 
the output current 10 and the size of the snubber capacitor Cr . Define the voltage rise time tvr 
as the time when vCr p reaches Vd . 
1. In this case the capacitor voltage vCrp reaches Vd at time less than or equal to tfi' At this 
instant diode Dn becomes forward biased, starts conducting and clamps the voltage over 
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Crp to Vd. For 0 :::; t :::; tvr voltage vCrp is given by 
and tvr is given by 
tvr = 
2VdCrtfi 
10 (1 - A)" 
This also implies that, in terms of the load current, tvr :::; t fi when 
I 2VdCr 0> . 
- tfi(1 - A) 
The energy Woff dissipated in the main top IGBT during turn-off is given by 
(2.19) 
(2.20) 
(2.21) 
(2.22) 
2. In this case tfi :::; tvr :::; tfi + tti. For 0 :::; t :::; tfi voltage vCrp is given by equation 2.19, 
while for t fi :::; t :::; tvr 
= 10 tfi(1 - A) + 10 ((t _ t -)(1 _ A) + A (t - tfi)2) 
vCrp 2Cr Cr b 2tti 
(2.23) 
and vCrp reaches Vd when 
I-A 
tvr = tfi - ~tti + (2.24) 
In terms of the load current t fi :::; tvr :$; t fi + tti when 
2VdCr > I > VdCr 
tfi(1 - A) - 0 - (1 - A)~ + tti - ~tti· (2.25) 
The energy dissipated in the main IGBT during turn-off is given by 
Woff = 
(2.26) 
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3. In this case tvr ~ tli + tti. The voltage over Crp is given by equation 2.19 for 0 ~ t ~ tfi 
and equation 2.23 for tli ~ t ~ tfi + tti. For tli + tti ~ t ~ tvr voltage vCrp is given by 
(2.27) 
and vCrp reaches Vd when 
Cr (u 10tfi(1 - A) 10tti ( A)) t = - V'd - - -- 1 - - + tt' + tf" vr I 2C C 2 ~ ~ orr (2.28) 
In terms of the load current tvr ~ t fi + tti when 
VdCr 10 ~ t . A' . (1 - A)T + tti - 'itti (2.29) 
The energy dissipated in the main IGBT during turn-off is given by 
(2.30) 
The remainder of the section is devoted to calculating the loss in snubber diode Drp and snubber 
capacitor Crp . Diode Drp is modeled by its on-state voltage VDrp in series with a resistor R Dr . 
The forward recovery of diode Drp is not taken into account. Furthermore, when diode Drp 
turns off, the reverse voltage across it is small. Hence the diode's turn-off process is governed 
by recombination. For this reason the reverse recovery loss is not considered. Capacitor Cr is 
modeled as an ideal capacitor in series with its equivalent series resistance Rcr . 
Again three cases of the output current 10 have to be considered: 
1. If tvr ~ t Ii, the loss in diode Drp is given by 
(2.31) 
while the loss in capacitor Crp is given by 
(2.32) 
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2. In this case tfi ~ tvr ~ tfi + tti. The loss in diode Drp is given by 
(2.33) 
while the loss in capacitor Crp is given by 
(2.34) 
(2.35) 
3. Finally, if tfi + tti ~ tvr , the loss in Drp is given by 
(2.36) 
and the loss in Crp is given by 
2.2.4.2 Auxiliary discharging cycle 
In this section the losses in the auxiliary discharging circuit are analyzed. Figure 2.12 shows 
the auxiliary discharging circuit and its equivalent circuit used to analyze the conduction and 
switching losses during snubber capacitor discharge. Although the auxiliary switch Srp consists 
of an IGBT in series with a diode (for reverse blocking purposes), the analysis is general and 
applies to thyristors, MOSFETs and GTOs. 
The IGBT and series diode are modeled by their on-state voltages Vaa and Vda and on-state 
resistances Rsa and R da , respectively. The conduction loss of the resonant inductor Lrp is 
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Figure 2.12: Auxiliary discharging circuit. Top: Auxiliary circuit. Bottom: Equivalent circuit. 
modeled by a series resistor R Lr . The loss in the snubber capacitor Crp is presented by its 
equivalent series resistance Rer . Although these components will modify the behavior of the 
resonant circuit itself, the effect will not be taken into account in this section. The idealized 
equations of section 2.2.2 will be used for the voltage and current waveforms. 
During the capacitor discharge cycle the conduction loss Wsa( cond) in the auxiliary IGBT is 
given by 
Wsa(cond) 
(2.38) 
while the conduction loss in the series diode is given by 
(2.39) 
The loss in the resonant inductor Lrp is given by 
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Figure 2.13: IGBT tail voltage characteristic. 
= 7r RLr ViCr {C;. 
8 YL; (2.40) 
Similarly the loss in the snubber capacitor Crp is given by 
(2.41) 
In order to model the turn-on loss in the auxiliary switch, voltage tail-forming characteris-
tics during turn-on are assumed. These characteristics are similar to the current tail forming 
characteristics described in section 2.2.4.1. Even though the tail voltage during turn-on is 
characteristic of an IGBT, the approach presented here can be applied to switching devices 
without voltage tails (like thyristors and MOSFETs) by taking ttv equal to zero. The following 
assumptions are made during the analysis: 
1. At the auxiliary switch turn-on instant the snubber capacitor Crp is charged to voltage 
vCrp = Vd. Furthermore, it is assumed that the top and bottom DC-bus voltages are 
equal to ~ and - ~, respectively. This implies that the collector-emitter voltage across 
the resonant switch is equal to ~ prior to turn-on. 
2. During turn-on the voltage over the IGBT declines to zero in two time-linear segments. 
The first is of duration tjv (voltage fall time), while the second is of duration ttv (voltage 
tail time). These two segments are described by 
( ) { 
~ (1 + (B - 1) t;J if 0 5: t < tjv 
Vee t = (t t ) ~B 1 - ~t!V if tjv 5: t 5: tjv + ttv. (2.42) 
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3. The turn-on voltage waveform of the IGBT is not affected by the snubber components. 
This means that the voltage fall and tail times t Iv and ttv are not dependent on the 
snubber components Crp and Lrp. Furthermore, the knee-voltage B.!f is only a function 
of the total DC-bus voltage Vd• 
4. The forward recovery and on-state voltage of the series diode is not taken into account 
in modeling the turn-on behavior of the auxiliary switch. 
5. The time tl = .!!.... taken to complete the resonant half cycle is significantly longer than the Wo 
turn-on time of the auxiliary switch. Furthermore it is assumed that the voltage across 
Crp is equal to Vd during the turn-on period of the auxiliary switch. 
Under the above assumptions, current i Lrp during the auxiliary switch turn-on cycle is given by 
{ 
.Yet...(1 - B).!L if 0 :::; t :::; tlv i - 4Lr tfv 
Lrp - VdtfvCI-B) +.Yet... ((t _ t )(1- B) + B Ct- t f v )2) ·f t < t < t + t 
4L 2L I v 2t 1 Iv - - Iv tv, r r tv 
(2.43) 
while the switching loss in the auxiliary switch is given 
WsaC switch) = (2.44) 
(2.45) 
Finally, the reverse recovery loss in the series diode is evaluated. Based on Figure 2.14 (with 
v;. = .!f) the energy dissipated in the series diode due to reverse recovery can be roughly 
approximated by 
(2.46) 
Given the reverse recovery time, the peak reverse recovery current can be approximated by 
1 '" _ diR trr 
rr '" dt 2· 
Calculating ~ by making use of equation 2.9 results in 
Hence 
diR 
dt 
34 
(2.47) 
(2.48) 
(2.49) 
Stellenbosch University  https://scholar.sun.ac.za
Figure 2.14: Diode forward and reverse recovery (taken from [10]). 
2.2.5 Optimal snubber design 
The aim of this section is to establish a design procedure in order to minimize the total turn-
off (both the main IGBT turn-off and snubber circuit) losses of a phase-arm fitted with the 
resonant turn-off snubber. 
A number of papers deal with optimal design of snubber and soft-switching circuits. In [40J 
optimal design procedures for non-regenerative ReD snubbers are presented. Some of the 
results of this paper can be found in standard text-books, for instance [10J. In [59J mixed mode 
simulation is used to study the behavior of IGBTs under soft-switched conditions. An optimal 
design process for non-linear turn-off snubbers is presented in [53]. As mentioned earlier, [54J 
contains optimal design methodologies for power electronic switches with both voltage and 
current tails. Most of the approaches mentioned do not consider the effect of the parasitic 
components in detail. 
A number of decisions have to be made about the operation of the converter and the ratings of 
some of the snubber components before undertaking the optimal design procedure. These are: 
1. The converter switching frequency is, maximum duty cycle dmax and blanking time tb has 
to be selected. The blanking time places a limitation on the minimum load current 10 at 
which the snubber can be operated. As mentioned in section 2.2.2, turning the bottom 
IGBT on before snubber capacitor Crp is fully charged will result in excessive current 
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stress on the bottom IGBT, capacitor Crp and diode Drp. Hence auxiliary switch Srp is 
not triggered if 
(2.50) 
The maximum time available for the capacitor discharge cycle t1(max) is given by 
1- dmax 
t1(max) = is - tb· (2.51) 
Since tl = .2L., the following limitation is placed on the maximum size of the resonant Wo 
inductor 
L < t~max 
r - 2C' 7r r 
(2.52) 
2. The peak current rating of the auxiliary switch 1 r (max) has to be selected. According to 
equation 2.11 this places a limitation on the minimum size of Lr 
L > V]Cr 
r - 412 
r(max) 
(2.53) 
Together equations 2.52 and 2.53 give rise to the following limitation on the maximum 
value of Cr 
C < 2t1(max)1r (max) 
r - 7rVd 
(2.54) 
3. An estimate of the relationship between the inductance of the resonant inductor and 
its series resistance has to be made. In this section ,it will be assumed that the series 
resistance of the resonant inductor is given by 
(2.55) 
where kRLR is a constant. This approach is based on the following assumptions which 
give rise to equation 2.55: 
(a) A fixed diameter air core inductor consisting of a fixed volume V of copper is used to 
wind the inductor. The inductor is wound with Litz wire and hence the influence of 
the skin effect will be ignored in the optimal design procedure. Since a fixed volume 
of copper is used the series resistance increases linearly with l2, where l is the length 
of the conductor used to wind the inductor. 
(b) The value of Lr increases linearly with l2. This is the case if all the turns are of 
equal diameter. 
The model of the losses in the resonant inductor will further be refined in section 2.2.7.4. 
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4. An estimate of the relationship between the value of Cr and its series resistance RCr has 
to be made. It is assumed that the required value of Cr can be achieved by stacking a 
number of small capacitors in parallel. Hence 
(2.56) 
where kRc is a constant. 
The optimal snubber design procedure is aimed at finding those values of Cr and Lr that 
will result in the least total turn-off losses (including the losses in the snubber circuit itself). 
The strategy is to calculate the total turn-off losses over one fundamental cycle of the output 
current for a range of different values of Cr and L r. Those values of Lr and Cr that result in 
the minimum total losses over one fundamental cycle of the output current are selected as the 
optimal values. The details of the process are as follows: 
1. The first step is to choose the range of values of Cr and Lr over which the optimization 
process will be performed. As a rough guideline the minimum value of Cr can be chosen 
as 
(2.57) 
The maximum value of Cr is given by equation 2.54. The minimum and maximum values 
of LT) for a specific value of CT) are given by equations 2.53 and 2.52, respectively. 
2. For each value of Cr and Lr the main IGBT turn-off loss and the losses in the auxiliary 
circuit are calculated over one cycle of the fundamental output current waveform, based 
on the loss equations of the previous section. In this chapter it is assumed that the output 
current contains relatively little ripple and is taken as constant over one switching cycle. 
If the details of the load and output filter are known the exact value of the output current 
at the switching instants can be used. 
Tables 2.3 and 2.4 summarize the equations used to calculate the individual loss compo-
nents. If the voltage rise time of the snubber capacitor, tVT) exceeds the blanking time tb, 
operation of the discharge circuit is ceased. In this case the data sheet values of turn-off 
loss in the main IGBT are used, while the losses in the discharging circuit are taken as O. 
3. Those values of Cr and Lr which result in the lowest overall losses are selected as the 
optimum snubber parameters. 
A Matlab program was written to perform the snubber optimization. This program is given in 
appendix A. 
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Parameter Symbol Equation number 
Case 1 Case 2 Case 3 
(tvr ::; t Ii) (t Ii ::; tvr ::; t Ii + tti) (tvr ~ t Ii + tti) 
Main Module Turn-off Loss WOf! 2.22 2.26 2.30 
Snubber Diode Loss WDr 2.31 2.33 2.36 
Snubber Capacitor Loss WCr 2.32 2.35 2.37 
Table 2.3: Summary of loss equations during main module turn-off. 
Parameter Symbol Equation number 
Auxiliary Switch Conduction Loss Wsa(cond) 2.38 
Auxiliary Switch Switching Loss Wsa(switch) 2.45 
Auxiliary Diode Conduction Loss Wda(cond) 2.39 
Auxiliary Diode Reverse Recovery Loss Wda(RR) 2.49 
Resonant Inductor Loss WLr 2.40 
Snubber Capacitor Loss WCr 2.41 
Table 2.4: Summary of loss equations during the capacitor discharge cycle. 
Example 2.2 
In this example the optimal design procedure is applied to the example of section 2.2.3. Table 
2.5 gives additional data on the PM200DSA IGBT module required in the optimization process. 
These values are taken from [105]. The snubber parameters are given in Table 2.6 and are based 
on data sheet values of typical components and typical inductor and capacitor characteristics 
from [105]. A 50 Hz sinusoidal output current waveform with a peak value of 200 A was used 
in the optimization process. The switching frequency is is 10 kHz. 
Parameter Symbol Value 
Current Fall Time tli 250 ns 
Current Tail Time tti 500 ns 
Tail Current Ratio A 0.2 
Turn-off Loss Coefficient kWof! 0.0002 J/A 
Table 2.5: Additional parameters of the Powerex PM200DSA120 IGBT module. 
Figure 2.15 shows the sum of the turn-off and snubber losses as a function of the snubber 
capacitor Cr and snubber inductor L r . The value of Cr ranges between 6 nF and 600 nF. 
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Parameter Symbol Value 
Snubber Diode ESR RDr 22 mn 
Snubber Diode On-state Voltage VDr 1.2 V 
Snubber Capacitor ESR Coefficient kRc 8 x 10-11 nF 
Auxiliary Switch Peak Current Rating I r(max) 75 A 
Auxiliary Switch Voltage Fall Time tfv 250 ns 
Auxiliary Switch Voltage Tail Time ttv 500 ns 
Auxiliary Switch Tail Voltage Ratio B 0.2 
Auxiliary Switch ESR Rsa 20 mn 
Auxiliary Switch On-State Voltage "Vsa 1.2 V 
Auxiliary Diode ESR Rda 22 mn 
Auxiliary Diode On-State Voltage Vda 1.2 V 
Auxiliary Diode Reverse Recovery Time trr 100 ns 
Resonant Inductor ESR Coefficient kRL 20000 niH 
Table 2.6: Snubber circuit parameters. 
As CR increases the allowable range of values of Lr shrinks. The optimal design value is at 
Cr = 154 nF and Lr = 4.4 j.LH, with the sum of the turn-off and snubber losses of the converter 
equal to 36.4 W. 
Main IGBT Turn-off Loss Poll 22.8 W 
Snubber Diode Loss PDr 4.5W 
Snubber Capacitor Loss Per 0.07W 
Resonant Inductor Loss P Lr 5.9 W 
Auxiliary Switch Switching Loss Psa(switch) 0.006 W 
Auxiliary Switch Conduction Loss psa(cond) 2.7W 
Auxiliary Diode Reverse Recovery Loss P rr 0.42 W 
Table 2.7: Losses in the main module IGBTs and snubber circuit calculated over one 50 Hz 
cycle. 
Table 2.7 summarizes the losses in the individual components. The turn-off loss in the main 
IGBTs is 22.8 Wand is the largest component of the total losses. The loss in the resonant 
inductor is the second largest component with a value of 5.9 W. Under hard-switched conditions 
the total converter turn-off loss is given by 
PolI(hs) 
kWollfJo(peak) 
7r 
127.3W. 
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Figure 2.15: Sum of the turn-off and snubber losses of the converter for different values of Cr 
and L r . 
Hence, the snubber causes a decrease of 82% in the turn-off loss in the main IGBT and a 
decrease of 71 % in the effective turn-off loss. 
Parameter Without Snubber With snubber 
Main Module Conduction Loss 229.2 W 229.2 W 
Main Module Thrn-on Loss 95.5 W 95.5 W 
Thrn-off Loss 127.3 W 22.8 W 
Total Converter Loss 674.8 W 465.7 W 
Converter Efficiency 98.0% 98.6% 
Table 2.8: Summary of converter losses over one 50 Hz cycle with and without the snubber. 
Table 2.8 summarizes the losses in the converter with and without the snubber. The addition 
of the snubber to the converter results in a decrease form 678.8 W to 465.6 W total converter 
loss. The converter efficiency increases from 98.0% to 98.6%. 
2.2.6 Effect of the parasitic components 
In this section the effects of parasitic components on the operation of the snubber, in particular 
the turn-off loss in the main IGBT module, are investigated in detail. 
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Figure 2.16: Parasitic components that influence the main IGBT turn-off cycle. 
2.2.6.1 Main IGBT turn-off cycle 
Figure 2.16 shows one half of the main IGBT module and turn-off snubber, including the 
parasitic components that influence the turn-off cycle. The DC-bus is considered as a perfect 
voltage source. The following parasitic components are included in the analysis: 
1. The positive and negative rail bus-bar inductances Lbp and L bn , and positive and negative 
rail bus-bar resistances Rbp and Rbn . 
2. The parasitic inductance in the turn-off capacitor loop is represented by Ls. Resistor RC
r 
represents the snubber capacitor ESR and any other resistance in the turn-off capacitor 
loop. In order to simplify the analysis the snubber diode resistance is included in Rcr . 
3. The internal inductance of the IGBT module is represented by inductances Lmp and Lmn. 
Prior to the top IGBT Gp turning off, the load current 10 flows through Rbp , L bp , Lmp and 
Gp • The IGBT tail-forming characteristics of section 2.2.4.1 are again used in this section to 
analyze the operation of the snubber during main-module turn-off. As Gp turns off, the current 
ie through Lmp and Gp decreases as described by equation 2.18. Because the load current 10 is 
constant, the current through Rc r , Ls , Crp and Drp increases. This results in an increase in Vee 
given by 
1\ _ L die L dic rp R . ( ) 
uVee - - mPdj + s~ + Cr 1,Crp ' 2.58 
compared to the idealized case of section 2.2.4.1. This increase in Vee gives rise to increased 
turn-off loss in the main IGBT module. 
41 
Stellenbosch University  https://scholar.sun.ac.za
(1) '-Vee 'VCrp 
Vos 
t 
I 'VCrp I ~Vee Vos 
(2) 
Vee--~I ----~~============~--~--~ 
_---#--4---...V Crp 'V ee(ideal) 
I .. I t 
(3) 
~i 
.. 
tvr 
Figure 2.17: Effect of the parasitic components on the main IGBT turn-off waveforms. 
In this section the voltage fall time tvr is defined as the time when diode Dn becomes forward 
biased. As in section 2.2.4.1 three cases of the turn-off voltage waveforms can be identified as 
shown in Figure 2.17. This figure also shows the ideal Vee waveform, without the presence of 
the parasitic components, which was derived in section 2.2.4.1. In case one tvr ::; t fi, while 
tfi ::; tvr ::; tfi + tti in case two, and tvr 2: tfi + tti in case three. Voltage tlvee contains 
discontinuities at t fi and t fi + tti as a result of the discontinuities of the derivatives of ie and 
icrp in equation 2.58. Just before iCrp reaches zero tlvee reverses sign as a result of the fact that 
the negative di~? term dominates in equation 2.58. 
When Dn turns on, at time t vr , inductors Lbp, L s , L mn , L bn and capacitor C rp start to resonate, 
while Lbn takes over the load current fo from L bp . The result is a damped sinusoidal decrease in 
iCrp to zero, combined with a voltage overshoot Vos in Vee above its normal value of Yd. In the 
next section it will be shown that this is helpful during the capacitor discharging cycle. When 
icrp reaches zero, diode Drp turns off. 
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The analytic solutions for voltages verpl Vee and current icrp are mathematically involved and 
provide little insight into the snubber operation. These analytic expressions can be found in 
the Matlab program presented in Appendix A. 
Both the increase in Vee at the start of the turn-off cycle and the overshoot in Vee near the 
end of the turn-off cycle leads to increased turn-off loss in the main IGBT module. The exact 
turn-off loss is in this case easiest to calculate through numerical integration. 
Some attention should be given to the voltage overshoot Vos in case three. This is also the case 
of the greatest practical importance. The optimal snubber design typically results in a large 
enough value of Cr such that case three is valid throughout the largest part of the operating 
range of the snubber. 
For t Ii + tti ~ t ~ tvr voltage Vee is given by 
and tvr is given by 
The next step is to analyze the behavior of the circuit for t :::: t vr . Let 
R bp + RCr + Rbn a=---:---:..!:..----...::...:----~ 
2(Lbp + Ls + Lmn + Lbn ) 
and 
(3= 
Then for t :::: tvr 
and 
i crp = CrpeQ(t-tvr) (( aa + (3b) cos (3( t - t vr ) + (ab - (3a) sin (3( t - t vr )) 
(2.59) 
(2.60) 
(2.61) 
(2.62) 
(2.63) 
(2.64) 
where a = -RcrIo and b = 1(dr - RCr)' Current iCrp reaches zero (and Drp turns off) when 
arctan (aa+ f3b) {3a-ab 
t = tz := tvr + {3 . 
Hence the maximum voltage overshoot vos is given by 
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Example 2.3 
In this example the effect of the parasitic components on the example of section 2.2.5 is inves-
tigated. Table 2.9 shows the parasitic component values. These values are based on typical 
measurements made in [105]. 
Parameter Symbol Value 
Positive Bus-bar Inductance L bp 5 nR 
Positive Bus-bar Resistance R bp 1 mn 
Negative Bus-bar Inductance L bn 5 nR 
, 
Negative Bus-bar Resistance Rbn 1 mn 
IGBT Module Positive Stray Inductance Lmp 50nR 
IGBT Module Negative Stray Inductance Lmn 50nR 
Snubber Capacitance Cr 150 nF 
Snubber Capacitor ESR Rer 22.5 mn 
Table 2.9: Parasitic component values. 
Figure 2.18 shows the effect of Ls on the main IGBT turn-off losses for different values of the 
output current 10 , The main module turn-off loss appears to increase linearly with increased 
parasitic inductance Ls. Table 2.10 shows the effect of the module stray inductance on the 
main IGBT turn-off loss for different values of the output current. For this calculation Ls was 
taken as zero. The module stray inductance alone accounts for an increase of approximately 
30% in the main IGBT turn-off loss. 
10 Idealized turn-off loss nun-off loss with parasitic components 
A (mJ per cycle) (mJ per cycle) 
40 0.16 0.21 
80 0.66 0.83 
120 1.48 1.88 
160 2.63 3.34 
200 4.11 5.21 
Table 2.10: Effect of module stray inductance on the main IGBT turn-off losses. 
Figure 2.19 shows the effect of L8 on the voltage overshoot Vos (see equation 2.66) of the voltage 
across Crp during main module turn-off for different values of the output current 10 , 
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Figure 2.18: Main IGBT turn-off loss taking the effect of the parasitic components into account. 
2.2.6.2 Capacitor discharge cycle 
In this section the effect of the parasitic components on the capacitor discharge cycle is evalu-
ated. Figure 2.20 shows the snubber circuit during the capacitor discharge cycle of the main top 
IGBT. The equivalent circuit used in the analysis of the circuit is also shown. The main aim of 
this analysis is to determine the effect of the losses in the circuit on the final capacitor voltage 
at the end of the resonant discharge cycle. Voltage source Vee represents the voltage across the 
IGBT during switching. Resistors RLr and Rer represent the equivalent series resistance of 
inductor Lrp and capacitor C rp , respectively. To simplify the analysis the series resistance of 
the auxiliary switch and diode are included in RLr . 
The following assumptions are made in this section: 
1. The positive and negative DC-bus voltages do not drift and are fixed at Vd /2 and - Vd /2, 
respectively. A simple adjustment of the value of ~ can be made if it is necessary to 
model the imbalance in the DC-bus voltages. 
2. Diode forward recovery is not considered. 
3. During turn-on the voltage across the IGBT declines to zero in two time-linear segments 
as shown in Figure 2.13. These two segments are described by 
V (t) = { Va (1 + (B - 1) t;J 
ee Vr B (1 _ t-t/v ) 
o ttv 
if 0 ~ t ~ tlv 
if t Iv ~ t ~ t Iv + ttv, 
(2.67) 
where Vo is the voltage across the IGBT at the start of the capacitor discharge cycle. 
Hence Va = Vos + ~, where Vos was defined in the previous section. 
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Figure 2.19: Turn-off voltage overshoot (vos) as a result of the parasitic inductances. 
4. The total duration of the capacitor discharge cycle is greater than the auxiliary switch 
turn-on time t Iv + ttv· 
5. The on-state voltages of the auxiliary IGBT and diodes are small compared to the DC-bus 
voltage and are not considered. 
The next step in the analysis is to solve the differential equations for i Lrp and vCrp during the 
discharge cycle. The discharge cycle can be divided into three distinct sub-cycles: 
vCrp = A( ) 2 os bp 0 0 tfv [ 1 [ 
k 1 [ld. + v - R I + V; (1 + (B - 1) (t-CRbP+RLr+RCr)Cr)) 1 
. t - + B-1 ' 
'tLrp k -Cr Vo tfv 
(2.68) 
where 
(2.69) 
(2.70) 
and 
/3= (2.71) 
Furthermore, 
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Figure 2.20: Parasitic components that influence the capacitor discharge cycle. Top: Actual 
circuit. Bottom: Equivalent circuit. 
(2.73) 
where 
(2.74) 
Voltage vCrp(tfv) and current iLrp(tfv) are again the values of vCrp and i Lrp at time tfv , 
respectively. 
3. Finally, for t 2': t fv + ttv 
[ :~~: 1 = A(t) [ : 1 + [ ~ -:--10 1 (2.75) 
where 
(2.76) 
Voltage VCrp (tfv + t tv ) and current iLrp (tfv + ttv) are the values of vCrp and i Lrp ' respectively at 
time t f v + t tv· 
Figure 2.21 shows the effect of the parasitic components on the capacitor discharge cycle. The 
idealized waveforms based on equations 2.9 and 2.10 are also shown. 
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Figure 2.21: Effect of the parasitic components on the capacitor discharge cycle waveforms. 
Top: Without the effect of VOS. Bottom: With the effect of VOS. 
The parasitic components and switch losses give rise to an increase in the duration of the reso-
nant cycle. The most significant effect is that the snubber capacitor C rp is not fully discharged 
if the voltage vCrp across the resonant capacitor is equal to ~ at the start of the discharge cycle. 
This phenomenon can, however, be negated by the voltage overshoot Vos across Crp during the 
main IGBT turn-off cycle. 
The next step in the analysis is to study the behavior of the circuit towards the end of the 
resonant half cycle. Depending on the value of v Crp at the start of the capacitor discharge cycle, 
two different cases may arise (see Figure 2.21): 
1. If Vos during the previous turn-off cycle is small, vCrP does not reach zero before D sp 
turns off. This will result in increased turn-off loss in the top main IGBT during the next 
turn-off cycle, as the voltage across the main IGBT will not be zero at turn-off. 
2. For relatively large values of Vos, voltage v Crp reaches zero before iLrp reaches zero. In 
this case diode Drp becomes forward biased, clamping the voltage across C rp at zero. The 
excess energy stored in inductor Lrp is returned to the DC-bus. During this period the 
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current through Lrp is given by 
(2.77) 
where 
n= (2.78) 
and iLrp(don) is the current through Lrp when Drp turns on. Furthermore, time constant 7 
is given by 
(2.79) 
Note that the snubber parasitic inductance Ls was not taken into account in this analysis. 
The effect of this inductance is visible in practical results but has very little influence on the 
operation of the snubber. 
Example 2.4 
In this example the effects of the parasitic components on the capacitor discharge cycle of 
the example of the previous section are investigated. Table 2.11 gives the additional snubber 
parameters used in this example. By making use of the equations above it was found that a 
minimum value of 40 V for Vos is required for the snubber capacitor to discharge fully. Taking 
Ls = 100 nR in Figure 2.19, full discharge of the snubber capacitor will be achieved for 10 ~ 
40 A. 
Parameter Symbol Value 
Auxiliary Resonant Inductor Lr 10.5 J.lR 
Resonant Inductor ESR RLr 250 mn 
Voltage Overshoot at Turn-off Vos 40 V 
Table 2.11: Additional parasitic component values. 
Figure 2.22 shows VCrp ' Vee and i Lrp for Vos = 40 V. The total capacitor discharge time IS 4.2 
J.ls which is well within the initial limits. 
Figure 2.23 shows VCrp ' Vee and i Lrp for Vos = 380 V, which is the maximum overshoot of Figure 
2.19. The capacitor discharge time is lengthened to 4.7 J.ls, while the peak current through Lrp 
increases from 75 A to 90 A. This shows that even a substantial increase in Vos does not increase 
the total capacitor discharge time or the peak rating of the auxiliary switch significantly. In 
fact, the original requirement of a maximum duty cycle of 85% can be increased to a maximum 
duty cycle of 90%. 
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Figure 2.22: Example of the capacitor discharge cycle taking the effect of the parasitic compo-
nents into account (Vos = 40 V). 
2.2.7 Design of an experimental turn-off snubber 
In this section the design of a 40 kVA single-phase converter, fitted with the resonant turn-off 
snubber, is described. The single-phase converter is based on the 200 A, 1200 V PM200DSA120 
integrated power module from Powerex which has been used in the examples of this chapter. 
This module has a built in gate drive circuit with over-current and over-temperature protection. 
According to the data sheet the total module stray inductance is approximately 50 nR. 
Recall that each phase arm of the 700 kVA three level series-stacked converter is a 120 kVA 
half-bridge converter. The experimental snubber is thus constructed at one third of the power 
level required in the final 2 MVA converter. 
Altogether three different versions of the resonant turn-off snubber were constructed. Only 
the design and experimental results of the final version will be described here. Some of the 
experimental results taken on the second version of the snubber can be found in [88]. [The 
help of Mr. F.W. Combrink with the construction of the final snubber and experimental 
measurements is gratefully acknowledged. Mr. Combrink is currently pursuing a Masters 
degree on soft-switching topologies under the guidance of the author and the supervisor of this 
thesis.] 
The design optimization of the resonant snubber was carried out in two steps: 
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Figure 2.23: Example of the capacitor discharge cycle taking the effect of the parasitic compo-
nents into account. 
1. An initial selection of snubber components was made. An experimental version of the 
snubber was constructed based on the values of Lr = 4.4 fLH and Cr = 154 nF of the 
optimal design example on p. 38. In the practical circuit Cr was chosen as 165 nF 
(5x33 nF). The main aim was to measure the turn-on behavior of the auxiliary IGBT 
under soft switching conditions. For the final snubber design an estimate of the resonant 
frequency Wr = VdLr had to be made. Based on the examples of this chapter this was 
estimated to lie between 100 and 200 kHz with an average value of 150 kHz. 
2. After measuring the turn-on behavior of the auxiliary IGBT and improving the estimates 
of the resonant inductor loss, the optimal design procedure was again carried out. This 
resulted in a small modification to the size of the resonant inductor. The gain in efficiency 
by carrying out the second iteration was, however, limited. 
The parameters of the inverter and snubber are listed in Table 2.12. The following paragraphs 
describe the different snubber components. 
2.2.7.1 Snubber capacitors 
Multi-layer ceramic capacitors and plastic film capacitors were considered as snubber capac-
itors. Ceramic capacitors have extremely low series inductance, but are not cost-effective at 
high voltage ratings. Plastic film capacitors are inexpensive and are supplied by a number of 
manufacturers. The most common plastic films used as dielectrics are polyester, polycarbonate 
and polypropylene. After comparing a number of commercially available capacitors, the R73 
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System Parameters 
Nominal DC-bus Voltage Vd 800 V 
Peak Output Current lo(peak) 200 A 
Switching Frequency is 10 kHz 
Blanking Time tb 5 J.lS 
Maximum Duty Cycle dmax 0.85 
DC-bus Capacitors Cd 4 800 J.lF 
Main IGBT Module (Powerex PM200DSA120) 
Current Fall Time tli 250 ns 
Current Tail Time tti 500 ns 
Tail Current Ratio A 0.2 
Total Module Stray Inductance Lstray 50 nH 
Snubber Diode (SEMIKRON SKR48F12) 
On-state Resistance RDr 22 mn 
On-state Voltage VDr 1.2 V 
Peak Voltage Rating Vrrm 1200 V 
Reverse Recovery Time trr 80 ns 
Peak Current Rating Ilsm 500 A 
Snubber Capacitor (Film-foil Polypropylene) 
Capacitance C r 5 x 33 nF 
ESR Coefficient kRc 3.4 x 1O-12nF 
Auxiliary IGBT (Fuji IMBH60D-090A) 
Voltage Fall Time tlv 17 ns 
Voltage Tail Time ttv 40 ns 
Tail Voltage Ratio B 0.06 
On-state Resistance Rsa 0.017 n 
On-state Voltage Vsa 1.5 V 
Peak Current Rating 1r(max) 60 A 
Peak Voltage Rating veema:z: 900 V 
Auxiliary Diode (IXYS DSEI60) 
On-state Voltage Vda 2V 
On-state Resistance Rda .8.3 mn 
Reverse Recovery Time trr 40 ns 
Peak Voltage Rating· Vrrm 1200 V 
Peak Current Rating 11sm 540 A 
Continuous Current Rating 11avm 52 A 
Resonant Inductor (Philips P30/19 3F3 Core) 
Inductance Lr 12 J.lH 
Core Loss Per Cycle Weore 86.7 J.lJ 
Copper Resistance Reu 21.8 mn 
Table 2.12: Experimental turn-off snubber parameters. 
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Figure 2.24: Experimental turn-off snubber. 
KP range film-foil polypropylene capacitors from Arcotronics were selected due to their abil-
ity to handle high peak currents and their low cost. The 33 nF, 1000 V capacitor from this 
range was selected. By stacking a number of 33 nF capacitors in parallel a variety of different 
snubber capacitor values can be obtained. Each 33 nF capacitor has a peak ~~ rating of 11 
000 V / J-LS. This implies that each capacitor can handle a peak current of 363 A, which is well 
above the peak converter output current of 200 A. According to the data sheet the equivalent 
self-inductance of each capacitor is approximately 18 nH. Based on the dissipation factor given 
in the data sheet (tan(8) ~ 50 . 10-4), each capacitor has an approximate equivalent series 
resistance of Rer = 104 J-Ln at 100 kHz. Hence 
(2.80) 
2.2.7.2 Snubber diodes 
The SKR48F12 fast recovery diode from SEMIKRON was chosen as snubber diode. Previous 
experience showed that this range of diodes has superior forward and soft reverse recovery 
properties. This diode has a voltage rating of 1200 V, a peak current rating of 500 A and a 
reverse recovery time of 80 ns. The on-state voltage and resistance that is shown in Table 2.12 
are taken from the data sheet. No data on the diode stray inductance were available from the 
manufacturer. 
2.2.7.3 Auxiliary switches 
The 1MBH60D-090A IGBT from Fuji was chosen as the auxiliary switch. This relatively 
inexpensive IGBT (3% of the cost of the main IGBT) has a voltage rating of 900 V with 
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a continuous current rating of 60 A and a peak current rating of 120 A. This IGBT also 
contains an anti-parallel diode with a continuous current rating of 15 A. The on-state voltage 
and resistance of this auxiliary IGBT, which are presented in Table 2.12, are based on data 
sheet values. The turn-on behavior of the auxiliary IGBT was measured after the first iteration 
snubber was constructed. 
A diode was connected in series with the auxiliary IGBT to obtain a reverse blocking capability. 
The DSEI60 diode from IXYS was chosen for this purpose. It has a voltage rating of 1200 V 
with an average current rating of 52 A and a peak current rating of .540 A. The on-state voltage 
and resistance are taken from the data sheet. 
2.2.7.4 Resonant inductor 
In the initial version of the turn-off snubber air-core resonant inductors were used. One of 
the problems with air-core inductors is the spreading of magnetic fields, which may result in 
interference with the control and other circuitry. To reduce this spreading of magnetic fields 
as well as the physical size of the inductors, it was decided to use ferrite core inductors in the 
final prototype. A Philips P30/19 3F3 P-core was selected due to the high performance-factor 
of the 3F3 magnetic material in the frequency range 100 kHz to 400 kHz (see [103], p. 39). 
The losses in the inductor are due to core losses (mainly hysteresis loss) and conduction loss in 
the copper windings. A peak core flux density Bmax of 300 mT was selected to prevent the core 
from saturating. To determine the hysteresis loss the core loss curves on p. 98 of [103] were 
used. These curves do not extend to 300 mT. Linearly extending the 100 kHz and 200 kHz 
curves to 300 mT yielded a value of Pv = 1.2 X 103 kW 1m3 at 100 kHz and Pv = 3 X 103 kW 1m3 
at 200 kHz. Using an average value of Pv = 2.1 X 103 kW 1m3 for 150 kHz and the fact that 
the core volume Vcore is equal to 6190 x 10-9 m3 results in core loss of 
P core = P v Vcore = 13.0 W 
for continuous operation at 150 kHz. Hence, the energy loss per cycle is given by 
W Pcore 867 J core = 150 X 103 = . J-l • 
(2.81) 
(2.82) 
The next step is to calculate the conduction loss. The effective core cross-sectional area Ae is 
equal to 137 mm2 • Hence the peak magnetic flux ¢ is given by 
¢ = AeBmax = 41.1 J-lWeber. (2.83) 
The inductance Lr is given by 
(2.84) 
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where N is the number of turns and hr(max) is the peak inductor current. This implies that 
(2.85) 
The core window area Aw (taking the bobbin into account) is 25 mm2 • Using a fill-factor of 
0.35 (due to isolation requirements) gives an effective window area Awe of 8.75 mm2 • Hence 
the conductor cross-sectional area (per turn) is given by 
Awe 
Acond = N . 
The total length lcond of the conductor is given by 
lcond = N 7rdturn , 
(2.86) 
(2.87) 
where dturn is the average turn diameter. Based on the average bobbin diameter dturn is equal 
to 18 mm. 
The skin depth in copper at 150 kHz is given by (see [12], p. 151) 
1 
6= ~=0.17mm, 
7r aJ-L 
(2.88) 
where J-L = 47r X 10-7 Him and a = 5.8 x 107 81m. Based on this value of the skin depth, it 
was decided to wind the inductor using Litz wire. Each strand of the Litz wire was chosen to 
have a diameter of 0.17 mm. Working with thinner strands of wire proved to be impractical. 
Since the radius of the wire is equal to half the skin depth, the skin effect was not taken into 
account when calculating resistance RLr . The proximity effect was also not taken into account. 
Based on these simplifications, the winding resistance is given by 
R 
_ lcond 
cu - . 
aAcond 
(2.89) 
By making use of this more detailed analysis of the loss in the auxiliary inductors, the following 
modifications were made to the optimal design procedure of section 2.2.5: 
1. For each value of Lr and Cr, the value of hr(max) was calculated by making use of equation 
2.11. Resistance Rcu was then calculated by using the equations above. This value of Rcu 
was used to calculate the conduction loss in the resonant inductor from equation 2.40. 
2. It is important to recall that for a particular choice of Lr and C r the value of hr(max) 
depends only on the DC-bus voltage, which is fixed. As mentioned earlier the inductor 
will be designed in such a way that the peak flux density is equal to 300 mT. This means 
that the inductor core loss is fixed at 86.7 J-LJ per cycle. Hence, for each time that the 
auxiliary discharge circuit is triggered, 86.7 J-LJ is added to the total inductor loss. 
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Figure 2.25: Total effective turn-off loss as a function of Lr and Cr. 
After implementing this modification the optimal snubber design process was carried out for a 
50 Hz sinusoidal output current with a peak value of 200 A. Figure 2.25 shows the result. The 
optimal values are Cr = 183 nF and Lr = 14 j.tH. The total effective converter turn-off loss is 
33.1 W. Table 2.13 summarizes the losses in the main IGBTs and the snubber components. 
It was decided to use Lr = 12 j.tH and Cr = 165 nF in the practical circuit. The capacitor 
size has to be a multiple of 33 nF, while the inductor size was decreased to ensure that the 
snubber discharges fully during the minimum available discharge time. Recall that the losses 
and parasitic components increase the capacitor discharge time. 
Main IGBT Turn-off Loss Poll 21.4 W 
Snubber Diode Loss P Dr 4.8W 
Snubber Capacitor Loss Per 0.003 W 
Resonant Inductor Loss P Lr 1.8 W 
Auxiliary Switch Switching Loss p sa( switch) 3.8x10-6 W 
Auxiliary Switch Conduction Loss Psa(cond) 2.6W 
Auxiliary Diode Conduction Loss Pda(cond) 2.8 W 
Auxiliary Diode Reverse Recovery Loss P rr 0.024 W 
Table 2.13: Theoretical losses in the converter and snubber circuit averaged over one 50 Hz 
cycle. 
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Knowing the value of the resonant inductor, its design can be finalized. By making use of 
equation 2.11 the peak inductor current is equal to 
. Vd rc; 
'lLr(max) = 2:V L;. = 46.9 A. (2.90) 
From equation 2.85 the number of turns is N = 14. To prevent core saturation an air gap is 
added. In the design of the air gap the fringing effect of the magnetic field is ignored. After 
construction small adjustments can be made to the length of the air gap to obtain the correct 
inductance value. By Ampere's law 
(2.91) 
where Hgap is the peak magnetic field intensity in the air gap and H core is the peak magnetic 
field intensity in the core. Since the permeability of the core is much greater than that of air 
(/-Lr ~ 4000 at 25°C [103], p. 118), the magnetic field is significantly smaller in the core and the 
contribution of H core can be neglected. This implies that 
(2.92) 
where 9 is the gap length~ By making use of the fact that Bgap = /-LaHgap and the continuity of 
the magnetic flux density, it follows that 
N" 
'lLr(max) g -
- A 
2 Hgap 
N" /-La 'lLr(max) = 1 38 
B . mm. 2 max 
(2.93) 
From equation 2.86 the conductor area Acond is equal to 0.625 mm2 , which means that 27 strands 
of 0.17 mm diameter copper wire must be used to wind the inductor. The conductor length lcond 
is 792 mm. Isolating tape (glass tape) was wound around the conductor to provide the isolation 
required. Finally, the copper resistance Rcu can be calculated by making use of equation 2.89, 
which yields a value of 21.8 mO. Practical measurements of the resonant frequency between 
the snubber capacitors and the resonant inductor yielded a value of 12.5 /-LH. 
The snubber components were combined into a module, which also included the control circuit 
of Figure 2.5. This module consists of two printed circuit boards with one fitting on top of 
the other. A LEM module is used to measure output current that is fed back to the snubber 
controller. Figure 2.26 shows the printed circuit board containing the snubber control circuit 
as well as the auxiliary switches and diodes. The auxiliary switches are mounted at the back 
of the small heatsinks containing the auxiliary diodes. This module also contains the isolated 
power supply and gate-drive circuits for the auxiliary IGBTs. Both the main IGBTs as well as 
the snubber receive their control signals through optic fibers. 
Figure 2.27 shows the printed circuit board containing the snubber diodes, snubber capacitors 
and resonant inductors. Small heatsinks were fitted to the snubber diodes. This module screws 
onto the main IGBT nodule, with the circuit of Figure 2.26 fitting on top of it. 
A TMS 320C50 DSP was used to generate the PWM gating signals for the converter. 
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Figure 2.26: Snubber control circuit and auxiliary switches. 
2.2.8 Experimental results 
Experimental measurements on the practical system were made with a DC-bus voltage of 600 
V. This value of Vd was chosen for comparison with the data sheet values of switching loss 
which are given for a 600 V DC-bus. In the first part of the experimental results a square wave 
output voltage waveform is used. In the second part efficiency measurements using a sine wave 
reference signal are made. 
2.2.8.1 Square wave modulation 
For the measurements of this section a square wave output voltage was used with an inductive 
load. Under these conditions each IGBT takes over load current from its free-wheeling diode, 
which results in the main IGBTs turning on at zero voltage. For this reason the turn-on loss 
can be ignored. This makes it easier to measure the effect of the snubber on the turn-off loss 
without having to take the turn-on loss into account. 
2.2.8.1.1 Main IGBT turn-off cycle 
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Resonant inductors 
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Figure 2.27: Experimental snubber circuit. 
Figure 2.28 shows the main top IGBT turn-off voltage (Veel) for output currents between 25 A 
and 200 A. Recall that Veel is the collector emitter voltage plus the voltage over the module 
parasitic inductance as shown in Figure 2.16. The theoretical waveforms based on the analysis 
of section 2.2.6.1 are also shown. One of the problems with the analysis is to determine the 
value of the parasitic inductances. It was found that the parasitic resistances do not play a 
significant role. The value of RC
r 
is dominated by the snubber diode on-state resistance, which 
is equal to 22 mn. The bus-bar resistances Rbp and Rbn were conservatively estimated at 1 mn. 
In the following discussion it is assumed that the IGBT module and bus-bar are symmetrical 
in layout with Lbp = Lbn and Lmp = Lmn. The analysis of section 2.2.6.1 is applied for the case 
t ~ t vr . Taking typical values of Rbp + Rcr + Rbn = 23 mn and Lbp + La + Lmn + Lbn = 100 nH 
showed that the Rbp + RCr + Rbn has very little influence on the value of f3 in equation 2.62. 
Furthermore, the time constant 7 = -~ is in the order of 10 microseconds. Based on these 
considerations the parasitic resistances are ignored in the following analysis. Taking a = 0 and 
f3 = J Cr(LbP+L~~Lmn+Lbn) equations 2.63 and 2.64 can be rewritten as 
(2.94) 
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Figure 2.28: Main top IGBT collector-emitter voltage (Veel) during turn-off. Measured and 
theoretical results. 
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and 
Hence, voltage Veel is given by 
Veel = L 
dicrp 
vcrp + s----;{t" 
10 ( (LOp + L, ~~mn + Lim) _ L,(J) sin(J(t - t.,) + Vd . 
Based on these simplifications, estimates of the parasitic inductances can be obtained: 
(2.95) 
(2.96) 
1. For the time period from tvr (where Dn turns on) to the instant when Drp turns off is a 
quarter resonant and cycle of resonant frequency (3. From Figure 2.28(c), this is equal to 
234 ns, from which it follows that L bp + Ls + Lmn + L bn = 135 nH. From the data sheet 
Lmp ~ Lmn ~ 25 nH, hence Lbp + Ls + Lbn ~ 110 nH. 
2. From equation 2.96 the peak value of Veel is equal to 
(2.97) , 
Again, from Figure 2.28(c), this is equal to 642.5 V with 10 = 100 A. Solving Ls yields a 
value of Ls = 72 nH. Making use of the assumption that L bp = Lbn results in a value of 
L bp = L bn = 19 nH. 
Parameter Symbol Value 
Module Positive Stray Inductance Lmp 25 nH 
Module Negative Stray Inductance Lmn 25 nH 
Positive Bus-bar Inductance L bp 19 nR 
Negative Bus-bar Inductance L bn 19 nR 
Snubber Inductance Ls 72 nR 
Positive Bus-bar Resistance R bp 1 mn 
Negative Bus-bar Resistance Rbn I-mn 
Snubber Resistance Rs 22 mn 
Table 2.14: Values of parasitic components used in the theoretical waveforms of the experimen-
tal snubber. 
Table 2.14 summarizes the parameters used in the theoretical analysis, the results of which are 
also shown in Figure 2.28. Although the measured and theoretical results compare well, some 
attention should be given to the differences between the two. 
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The 'dip' in Veel near 250 ns is a result of the collector current ie reaching its knee-point. The 
same dip could also be observed in ARCP converters, especially when the parasitic inductance 
was increased (see [105], p. 146) . That rapid change in ~ is reflected in the voltages across 
parasitic inductors Ls and Lmp. This dip is, however, larger in the measured results than in 
the theoretical results. This can mainly be attributed to inaccurate modeling of the turn-off 
current of the main IGBT during the period 0 :S t :S tfi. The main IGBT collector current ie 
initially decreases more slowly than predicted and then decreases more rapidly than predicted 
near tli. This is at least partly due to the effect of the snubber and module parasitic inductance 
on the turn-off current waveform of the main IGBT. 
Figure 2.29 shows voltage vCrp ' the measured voltage across one of the snubber capacitors, 
and the voltage across the snubber diode during main module turn-off. The output current fo 
equals 100 A. 
The voltage across the snubber diode increases to 25 V during the first part of the main IGBT 
turn-off cycle and then suddenly decreases to approximately 5 V around 250 ns. According to 
the theoretical turn-off tail current characteristic of the main IGBT, the jump in di~tP at t = 
250 ns is equal to 280 x 106 A/s2. This would require a diode parasitic inductance of 71 nR 
(which seems unrealistically high) to achieve the decrease of 20 V at the 250 ns. This seems 
to imply that diode forward recovery plays some role in this phenomenon. As remarked above, 
the main IGBT collector current is incorrectly modeled near t Ii, which may account for the 
larger than expected jump in the diode voltage. A more accurate model of the diode turn-on 
behavior will be required to study this problem in detail. 
It should also be noted that an expensive state-of-the-art differential measurement system is 
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Figure 2.30: Parasitic components involved with the reverse recovery of Drp. 
required to obtain accurate high bandwidth measurements of the switching behavior of IGBTs 
and other power electronic switches. Since this type of equipment was not available, the results 
mentioned above should be interpreted with some caution. To gain a thorough understanding 
of the relation between the main module turn-off, the non-idealities of the snubber diode and 
capacitor and the snubber parasitic inductance would require more sophisticated measurement 
techniques as well as more accurate models of these components. 
Despite several attempts to obtain measurement of the collector current using low inductance 
current shunts, reasonable results could not be obtained without introducing a significant 
amount of parasitic inductance into the circuit. 
Another obvious difference between the measured and theoretical results is the negative going 
peak in Veel at the end of the turn-off cycle. This can be attributed to the reverse recovery of 
the snubber diode D rp , which was not taken into account during the theoretical analysis. In 
all the experimental results of this section the current through the main IGBT is zero before 
diode Drp turns off. Refer to Figure 2.30 for an explanation of the effect of the reverse recovery 
of Drp on voltage Veel' Recall that the reverse recovery characteristics of a typical diode are 
shown in Figure 2.14. Since the reverse recovery time is small, the voltage across Crp can be 
taken as constant during the reverse recovery period. During period t5 (see Figure 2.14) the 
rate of change of current di~? is positive, which results in a negative voltage peak 
(2.98) 
appearing across diode Drp. The value of tlVDrp is given by 
(2.99) 
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Figure 2.31: Capacitor discharge cycle. (a) Resonant inductor current; (b) Snubber capacitor 
voltage. 
This causes a resulting negative voltage peak ~Vcel given by 
(2.100) 
2.2.8.1.2 Capacitor discharge cycle 
Figure 2.31(a) shows current iLrp through the top resonant inductor during capacitor discharge, 
while Figure 2.31(b) shows the voltage vC
rp over the snubber capacitor. The theoretical wave-
forms based on the analysis of section 2.2.6.2 are also shown. 
The idealized theoretical discharge time tl = 7rV LrCr equals 4.5 I1B . In the practical circuit 
this is lengthened to approximately 4.7 /-lS due to the initial value of 655 V for the capacitor 
voltage and other non-idealities. 
There are two noticeable differences between the theoretical and practical results. The first is 
the small (12 V) negative peak in vCrp around 4 /-lS. This occurs just after Drp turns on and can 
be attributed to the increase of current through the snubber parasitic inductance Ls. This was 
not taken into account in the theoretical analysis. The second difference is the reverse recovery 
current of diode Drp. Recall that the auxiliary IGBT has an anti-parallel diode that provides 
a path for negative resonant inductor current. The effect of the reverse recovery of D rp can be 
seen in Figure 2.31(a) and also gives rise to a small peak in voltage vC
rp around 4.7 /-lS . 
2.2.8.1.3 Efficiency measurements 
A calorimetric t echnique (similar to that in [94]) was used to determine the effect of the snubber 
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Figure 2.32: The converter fitted with the snubber inside the isolating box. 
on the total converter losses. The main IGBT module was fitted on a water-cooled heatsink. 
The converter, with the snubber circuit, was placed in a closed isolated box. Water was 
circulated through the heatsink, with the flow rate controlled by a small electric pump. Figure 
2.32 is a photograph of the converter in the isolated box. 
Before determining the converter efficiency, the thermal characteristics of the isolated box were 
determined with no water flowing through the heatsink. A resistor was placed inside the box 
with a small electric fan circulating the air inside the box. The difference in the temperature of 
the air inside the box (denoted by Tb) and that outside the box (denoted by Ta) was measured. 
Table 2.15 shows the difference in air temperature inside and outside the box as a function of the 
amount of energy being dissipated in the resistor. After thermal equilibrium has been reached, 
the amount of energy dissipated in the resistor is equal to the amount of energy lost through 
the walls of the box. Based on the results of Table 2.15 the average thermal conductance (70 of 
the box is 1. 7 W jK. 
For the converter efficiency measurements the small electric fan was again used to circulate the 
air inside the box. The temperature of the water entering and leaving the box was measured 
electronically and logged. A two-hour period was allowed to ensure that the system reached 
thermal equilibrium. At the same time the temperature of the air inside the box was also 
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Power dissipated in resistor Tb -Ta Thermal conductance a() 
(W) (K) (W/K) 
21 14.6 1.44 
27 14.8 1.82 
33 19.4 1.70 
39 22.4 1.72 
44 26.2 1.68 
Table 2.15: Measured thermal characteristics of the isolating box. 
measured. The total converter loss is given by 
(2.101) 
where c is the specific heat capacity of water (see [13], p. 308), d; is the flow rate (in ¥) of the 
water through the box and ~T is the temperature difference between the water entering the 
box and the water ~eaving the box. The value of c is equal to 4186 ~ (see [13], p. 308). Pbox 
is the amount of energy being lost through the walls of the box at the specific air temperature 
inside the box. Note that Pbox = a()(Tb - Ta). Since all the energy lost in the converter and 
snubber is accounted for in the measurement, the total converter efficiency is measured. 
The total converter losses were measured, with a peak output current of 200 A at switching 
frequencies of 5 kHz and 10 kHz. Table 2.16 is a comparison of the calculated and measured 
converter losses. The main IGBT module turn-off loss was calculated by making use of the 
data sheet values for the hard-switched case. According to the data sheet the turn-off energy 
is approximately 25 mJ per cycle per IGBT. For the soft-switched case the theoretical voltage 
and current waveforms of Figure 2.28(f) were multiplied and integrated to calculate the main 
module turn-off loss. 
The effect of the stray inductance resulted in almost double the turn-off loss in the main module 
compared to the idealized theoretical equations. The theoretical equations of section 2.2.4.1 
yielded values of 26 W at 5 kHz and 52 W at 10 kHz, compared to 50 W at 5 kHz and 100 W 
at 10 kHz with the effect of the stray inductance included. 
The main IGBT module conduction loss was calculated by making use of the data sheet values 
of the on-state voltages of the main IGBTs and free-wheeling diodes. A number of values of 
on-state voltage as a function of collector current were taken from the data sheets. A curve 
was fitted through these points and the losses were determined by numerically integrating the 
on-state voltage multiplied by the output current. The auxiliary circuit losses were calculated 
by making use of the idealized equations of section 2.2.4.2. 
Finally, the equivalent series resistance of the DC-bus capacitors was used to calculate the 
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5 kHz Switching Frequency 
Hard Switched With Snubber 
Main IGBT Turn-off Loss 250 W 40W 
Main IGBT Conduction Loss 202 W 202 W 
Snubber Circuit Loss OW 9W 
DC-bus Capacitor Loss 137W 137W 
Total 589 W 388 W 
Measured 1539 W 1400W 
10 kHz Switching Frequency 
Main IGBT Turn-off Loss 500 W 80 W 
Main IGBT Conduction Loss 
Snubber Circuit Loss 
DC-bus Capacitor Loss 
Total 
Measured 
202 W 
OW 
137W 
839 W 
1848 W 
202 W 
18 W 
137W 
437W 
1496 W 
Table 2.16: Theoretical and measured converter losses with square wave output voltage. 
conduction loss in the DC-link. According to the data sheet each of the four DC-bus capacitors 
has an equivalent series resistance of 41 mn and each capacitor carries a triangular current 
with a peak value of 50 A. This results in conduction loss of 137 W. 
Given the inaccuracies involved in making efficiency measurements at high power levels, the 
theoretical and measured losses correspond well, with a maximum difference of 50 W (less than 
15%). 
For both values of the switching frequency the snubber reduced the turn-off loss in the main 
IGBT by 84%, while reducing the effective turn-off loss by 74%. Based on the data sheet values, 
on average the turn-on loss is approximately equal to the turn-off loss. However, at high current 
(200 A) and high temperature (125°C) the turn-off loss is equal to 3 times the turn-on loss. 
Depending on the temperature of the module and the output current, the addition of the 
snubber will lead to a reduction of approximately 37-50% in the main module switching loss, 
under sinusoidal PWM. Since the maximum switching frequency is in most applications limited 
by the switching loss, this implies that by adding the resonant snubber the switching frequency 
of the module can be increased by between 1.6 and 2 times. It should, however, be remembered 
that the maximum discharge time limits the maximum duty cycle at high switching frequencies. 
For the practical design of this section the maximum switching frequency is 15.9 kHz for a 
maximum duty cycle of 0.85. 
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Measurements of the effect of the snubber on the electric and magnetic fields close to the 
converter have been made. These can be found in [88] and will not be reported here because 
they were not performed according to an EMI standard. 
2.2.8.2 Sinusoidal modulation 
In this section the operation of the turn-off snubber using sinusoidal PWM is investigated. An 
average DC-bus voltage of 600 V is again used with an inductive load. The reference function 
is sinusoidal with a frequency of 100 Hz and a maximum duty cycle of 85%. 
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Figure 2.33: Operation of the turn-off snubber with sinusoidal modulation. (a) Load (output) 
current. (b) Voltage across the top snubber capacitor, vCrp ' (c) DC-bus center point voltage. 
(d) Total DC-bus voltage. 
Figure 2.33 shows the load current, voltage vCr p ' the DC-bus center point voltage (with respect 
to the negative DC-bus terminal) and the total DC-bus voltage over one fundamental cycle. 
Note that snubber capacitor Crp does not fully discharge during the first two switching cycles 
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that the snubber circuit is triggered. This can be attributed to the fact that the DC-bus center 
point voltage has a value of approximately 280 V at this instant and the fact that the overshoot 
during main IGBT turn-off is small. This relatively small overshoot is a result of the small load 
current during this period. Also note the increase in the voltage overshoot at turn off as the 
load current increases. 
2.3 Adding a turn-on snubber 
In the final part of this chapter it is shown that a turn-on snubber can be combined with 
the turn-off snubber topology by intentionally increasing the bus inductance. Although this· 
provides a method of reducing both the turn-on and turn-off losses, it does so at the expense of 
greater voltage stresses on the main and auxiliary IGBTs and increased current stresses on the 
auxiliary IGBTs. The design and control of the combined snubber are also more complicated 
than those of the turn-off snubber. 
The aim of this section is to introduce the new combined turn-on and turn-off snubber and to 
explain its basic operating principles. The combined snubber will not be analyzed in as much 
detail as was done for the turn-on snubber. In the final part of this section the operation of 
\ 
the snubber is confirmed through experimental verfication. 
2.3.1 Basic operation 
Figure 2.34 shows the combined turn-on and turn-off snubber. It is the turn-off snubber topol-
ogy with added bus inductance that acts as a turn-on snubber. The combination of inductors 
Lbp and Lbn forms the turn-on snubber for both the main switches. The energy stored in these 
inductors has to be absorbed by the turn-off snubber capacitor and will cause a voltage over-
shoot across the main switches at turn-off. This also leads to increased voltage and current 
stresses on the auxiliary switches. Inductors L bp and Lbn are equal in value and will be denoted 
by Lb. 
To explain the operation of the snubber, the case where the load current 10 is positive is 
considered. The operation of the snubber during periods of negative load current is totally 
symmetrical and will not be discussed in detail. The assumptions made in the analysis are the 
same as those made during the initial analysis of the turn-off snubber and can be found on 
p.19. 
Refer to Figures 2.35 and 2.36 for the explanation of the snubber operation. The operation 
of the snubber during the first part (till Dn turns on) of the turn-off cycle is identical to the 
operation of the turn-off snubber. For time t < 0 switch Gp conducts the load current 10 , which 
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Figure 2.34: Combined turn-on and turn-off snubber. 
also flows through inductor L bp ' Capacitor Crp is totally discharged, with vCrp = O. At t = 0 
switch Gp is turned off and diode Drp becomes forward biased. This results in Gp turning off at 
zero voltage. Capacitor Crp and diode Drp takes over the load current from Gp and Crp charges 
at a rate 
(2.102) 
At time tl = cI~d the voltage across Crp reaches Vd and Dn becomes forward biased. Dn and 
Lbn starts taking over the load current 10 from L bp , while L bp and Lbn resonates with Crp . 
During this resonant cycle currents ibn and ibp are given by 
and 
i bp = 10 cos wo(t - t 1), 
where Wo = k. Voltage vCrp is given by 
vCr p = 10J2~b sinwo(t - t 1) + Vd. 
(2.103) 
(2.104) 
(2.105) 
At time t2 = tl + 2:0 diode Drp turns off and voltage vCrp reaches Vd + 10.j'I[f. Note that this 
voltage also appears across Gp • This means that an extra voltage overshoot equal to 10v¥5:-
appears across the main switch Gp during turn-off compared to ideal hard-switched conditions. 
It should, however, be noted that under hard-switched conditions the full voltage rating of 
the main switch can also not be utilized due to voltage overshoot caused by the steep turn-off 
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Figure 2.35: Different operating modes of the combined turn-on and turn-off snubber. 
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Figure 2.36: Combined turn-off and turn-on snubber voltage and current waveforms. 
transients. Typically the maximum DC-bus voltage is not chosen greater than two thirds of 
the main switch peak voltage rating. 
During the period t2 ~ t < t3 Dn and Lbn conducts the load current. Time t3 - t2 was 
deliberately chosen small in Figure 2.36 to illustrate the operation of the snubber. In practical 
converters this time will be large compared to the period of snubber operation. At time t3 
switch Gp is turned on (at zero current) and current ibp increases at a rate of 
(2.106) 
At t4 = t3 + 2IV~b current i bp reaches 10 and Dn turns off. The top main switch Gp now conducts 
the full load current. At time ts auxiliary switch Srp is triggered. Inductors Lbp and Lrp resonate 
with C rp . In the process capacitor C rp is discharged and the stored energy is returned to the 
DC-bus capacitors. The current in the resonant inductor, i Lrpl is given by 
(2.107) 
where WI = JCr(~r+Lb). Voltage VCrpl across the resonant capacitor, is given by 
(2.108) 
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Figure 2.37: Combined snubber voltage and current waveforms under low output current. 
At time t6 = t5 + ~ arccos (- Vd/~) voltage vCr p reaches zero and diode Dp turns on, 
1 v. /2+1 ~ d 0 C r 
clamping the voltage vCrp at O. Current i L r p decreases at a rate of 
At time 
diL r p _ 
dt (2.109) 
(2.110) 
switch Srp turns off. G p is now conducting the load current, while C rp is fully discharged and 
the whole cycle starts over again. 
To simplify the analysis it was assumed that the auxiliary switch Srp was triggered some time 
after Gp is turned on. In practical systems the control is simplified if Srp is triggered at the 
same time as Gp is turned on. This does not result in a significant modification of the snubber 
behavior. 
As for the turn-off snubber some consideration has to be given to the discharge time of snubber 
capacitor Cr p . As the output current 10 decreases, the discharge time tl of this capacitor will 
start to exceed the converter blanking time tb. This is the case if 
Vd 10 < Cr - . 
tb 
(2.111) 
Figure 2.37 shows the operation of the snubber in this case. At t = 0 Gp is turned off and 
the output voltage Vo starts decreasing. At time tb, before vCr p reaches Vd, the blanking time 
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expires and Gn turns on. During the period tb < t :::; t~ voltage vCrp is given by 
(~) ~ vCrp = Cr tb - Vd cos wo(t - tb) + Crwo sinwo(t - tb) + Vd, (2.112) 
while ibp is given by 
(2.113) 
In the process currents ibp and ibn significantly increase in amplitude, as Lbp and Lbn resonates 
with Crp . At time 
t~ = tb + ~o (7r + arctan (wo (Iotb I~ VdC
r
) ) ) (2.114) 
diode Drp turns off as i bp reaches zero. At this instant voltage vCrp is given by 
(2.115) 
A similar situation occurs if the snubber capacitor is discharged and the output current changes 
sign during the switching cycle. 
2.3.2 Implementation considerations 
By carefully balancing the snubber components, the voltage stresses on the main switches as 
well as the peak current rating of the auxiliary switches can be optimized. The following 
considerations should be kept in mind during selection of the snubber components: 
1. Care should be taken not to exceed the peak voltage rating of the main switches. If 
the output current 10 is large, the maximum voltage over the main switches is given by 
equation 2.105. It is important not to exceed the rated voltage of the main switches when 
turning off under short-circuit conditions. The addition of the turn-on inductance does, 
however, limit the rate of increase of the short-circuit current and allows for more time 
to detect short-circuit conditions through the use of a current sensor. By increasing the 
size of the snubber capacitor the maximum overshoot is decreased at the cost of longer 
turn-off times and increased current rating of the auxiliary switches. By decreasing the 
size of the turn-on inductors, the turn-off voltage overshoot is decreased at the expense 
of increased turn-on loss in the main switches. 
2. If the output current is small, equation 2.115 gives the maximum voltage across the main 
switches. Proper selection of the blanking time is necessary not to exceed the main device 
voltage rating. Excessive blanking time does, however, limit the maximum obtainable 
duty cycle and introduces non-linearities in the control of the converter. 
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Cr 400 nF 
Lb 450 nH 
Lr 4 uH 
Vd 235 V 
10 75 A 
Switching frequency 8 kHz 
Table 2.17: System parameters used in the experimental evaluation of the combined turn-off 
and turn-on snubber. 
3. The case where the output current changes sign should be carefully considered. One 
possible method of avoiding this problem is to cease discharging the snubber capacitors 
at low output currents. This is similar to the strategy followed for the turn-off snubber. 
Care should, however, be taken to ensure that the voltage over the snubber capacitors 
does not exceed the maximum allowable voltage of the main switches. 
4. By increasing the size of the resonant inductors the peak current rating of the auxiliary 
switches is decreased (according to equation 2.107) at the expense of increased discharge 
times of the snubber capacitor. This discharge time in turn limits the minimum (and 
maximum) duty cycle of the converter. This was also true for the turn-off snubber. 
An optimal design procedure, similar to that developed for the turn-off snubber is currently 
being developed by Mr. F.W. Combrink. Mr. Combrink is also studying the different imple-
mentation considerations, including those mentioned above. 
2.3.3 Experimental Results 
In this section the basic operating principles of the combined turn-on and turn-off snubber 
are illustrated experimentally. Recall that three different versions of the turn-off snubber were 
constructed and tested on the PDM200DSA120 integrated power module. The second experi-
mental version of the turn-off snubber was modified for the purpose of evaluating the .combined 
snubber by adding turn-on inductors. Table 2.17 summarizes the different component values 
used in this experimental snubber. 
Figure 2.38 shows the turn-off voltage waveform of Gp with the snubber circuit. The voltage 
fall time (from ~ to - ~) is approximately 1.5 J1,s. The turn-off voltage waveform is essentially 
the same as for the turn-off snubber alone with extra overshoot at the end of the cycle due to 
the increased inductance. The ringing around 6 J1,s is a result of resonance between the load 
inductor and parasitic capacitance in the circuit, resulting in a voltage drop across L bn . 
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Figure 2.38: Converter output voltage waveform with the combined turn-on and turn-off snub-
ber during main module turn-off. 
Figure 2.39 shows the top IGBT collector emitter voltage and collector current during the 
turn-on cycle. The collector emitter voltage drops to approximately 25 V before the collector 
current starts to increase. This is in sharp contrast to the hard-switched case, where the 
collector current has to increase to 10 before Vee will start to decrease. The ringing in ibp is 
again a result of the load inductor resonating with parasitic capacitances in the circuit. 
Figure 2.40 shows vC
rp and i Lrp during the capacitor discharge cycle. This is also essentially the 
same as for the turn-off snubber alone, except for the fact that extra energy has to be recovered 
due to the increased voltage overshoot at turn-off. 
2.4 Summary 
This chapter introduced a new resonant snubber topology based on the auxiliary resonant pole 
converter, but with much smaller peak current ratings for the auxiliary switches. As a first 
step a resonant turn-off snubber was introduced and its properties studied. 
A detailed investigation into the different loss mechanisms was made by using simple models of 
the IGBT current and voltage tail-forming characteristics and by taking the effect of a number 
of parasitic components into account. Analytic expressions for the different loss components 
were derived. These expressions formed the basis for an optimal snubber design procedure. 
The influence of the different parasitic components on the snubber operation was studied in 
detail. The snubber parasitic inductance has the most significant effect and gives rise to a 
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Figure 2.39: Top IGBT voltage and current waveforms during turn-on. 
substantial decrease in the snubber efficiency (typically a 100% increase in the expected turn-
off loss). One possibility for reducing the parasitic inductance is to integrate the main IGBT, 
snubber diode and snubber capacitor into a single module. 
An experimental version of the turn-off snubber was constructed at one third of the power 
rating required for a full 2 MVA converter. The experimental results agreed closely with the 
theoretical predictions. However, it was shown that the simplified tail-forming models of the 
IGBT are not accurate, especially during the first part of the main IGBT turn-off cycle. This 
appears to be related to the influence of the snubber parasitic inductance on the main module 
turn-off behavior. 
In the final part of the chapter turn-on inductance was added to the basic turn-off snubber 
topology. The benefits of the turn-on snubber come at the expense of larger voltage stresses on 
the main switches and larger voltage and current stresses on the auxiliary switches. Only the 
basic operating principles of the turn-on snubber were discussed and verified experimentally. 
As mentioned earlier, the work on the new resonant topology is currently being continued at 
the University of Stellenbosch. Future research objectives include the following: 
1. A detailed analysis and control strategy for the combined turn-on and turn-off snubber. 
2. Operation and protection of the snubber under overcurrent conditions. 
3. An optimal design procedure for this snubber. 
4. An investigation of the effect of the snubber on the EMI generated by power electronic 
converters. 
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Figure 2.40: Capacitor discharge cycle for the combined turn-on and turn-off snubber. 
5. A detailed experimental evaluation of the combined turn-on and turn-off snubber. 
It was experimentally confirmed in this chapter that the new snubber topology effectively 
decreases switching losses. By decreasing the switching losses the switching frequency can be 
increased, which results in improved performance and smaller filter components. This comes 
at the expense of additional hardware and a more complicated system. 
In the next chapter it will be shown that, for the application in mind, some of these benefits 
can be obtained in a totally different way without introducing extra hardware. By applying 
interleaved switching to the series-stacked converter, the effective switching frequency can be 
increased substantially. At the same time the power ratings of the individual converter building 
blocks add up to form a single high-power converter. 
Based on these considerations, it was decided not to use soft switching in the experimental 
2 MVA converter. 
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Chapter 3 
Analysis of series-stacked converters 
3.1 Introduction 
One of the key considerations when designing series-stacked and multi-level converters is the bal-
ancing and stability of the different capacitor voltages. Power electronic switches ate extremely 
sensitive to over-voltages and significant unbalance on one of the series-stacked DC-buses will 
almost certainly lead to destruction of one or more of the levels of the converter. On the other 
hand, to utilize the full power rating of the power electronic switches it is necessary to use 
the switching devices as close as possible to their peak voltage ratings. Based on these con-
siderations, it is of vital importance to thoroughly understand the different DC-bus balancing 
mechanisms of the series-stacked converter. This is the subject of this chapter. 
In general, the modeling of power electronic converters for design and control purposes is a dif-
ficult task. The systems consist of continuous elements (for instance, capacitors and inductors) 
and discrete switching elements. As mentioned in [44] this gives rise to two types of models, 
namely continuous and discrete. When using the first approach (see, for instance, [87]) the 
converter voltages and currents are averaged over one switching cycle. Although this technique 
is widely applied when designing closed loop controllers, it will be shown later in this chapter 
that the state space averaging technique destroys some of the vital information of the balancing 
process. 
Although a number of references on the series-stacked converter topology can be found in the 
literature ([61], [34] and [47]), a detailed study of the DC capacitor voltage balancing mecha-
nisms could not be found. The approach followed in this thesis is to use fundamental results 
from the theory of systems of linear differential· equations to study the behavior of series-stacked 
converters. As a first step the system of differential equations describing the behavior of the 
converter is derived. These are then rewritten in a way that facilitates an understanding of the 
different balancing mechanisms. Basic theorems from the theory of systems of linear differential 
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equations and Floquet theory are then used to study the different balancing mechanisms. The 
two main objectives of this analysis are outlined below: 
1. Any converter non-ideality can be seen as a perturbation of the original ideal system. 
The first objective is to prove that the system is stable and will return to its equilibrium 
point after a perturbation is removed. 
2. The detailed properties and dynamics of the DC-bus balancing mechanisms will be stud-
ied. This includes determining the time constants involved with the balancing mecha-
nisms. 
In [44] a mathematical model capable of representing the self-balancing properties of multi-level 
converters is derived. The approach in this paper is to assume that the load time constants 
are significantly smaller than each switching period. Based on this assumption, the different 
voltages and currents of the converter and load are assumed to be in the steady-state after each 
switching cycle. Fourier techniques are then used to determine the different capacitor currents 
and to derive the change in capacitor voltage. Although the techniques of this paper provide 
interesting insights into the balancing mechanisms, they cannot be generalized to series-stacked 
converters. The main difficulty is that the assumption that the converter is in the steady-state 
after one switching cycle does not apply in general. Some of the methods of this chapter will 
however be based on the techniques of [44]. 
In this chapter it will be shown that two- and three-level series-stacked converters are stable 
and will balance naturally under a variety of operating conditions. As a first step the properties 
of these converters when the same gating signals are applied to all the levels (referred to as 
ordinary switching) are studied. It will be shown that, when applying ordinary switching, 
the DC capacitor voltages will balance under all operating conditions. As a second step the 
behavior of the converters under interleaved switching is analyzed. The main conclusion of this 
analysis is that as long as the converter switching frequency is chosen so as to be significantly 
higher than the highest frequency harmonic of its reference signal, the DC capacitor voltages 
will balance naturally. Although the possibility of forcing the DC-bus voltages to balance 
through active control does exist, it is found that due to natural balancing this is in general 
not necessary and will not be pursued further in this thesis. 
3.2 Two-level series-stacked converters 
Figure 3.1 shows the two-level series-stacked converter. It consists of two standard full-bridge 
converters with their DC-buses stacked in series. The outputs of the two converters are filtered 
and connected to two identical primaries of a series-injection transformer. 
80 
Stellenbosch University  https://scholar.sun.ac.za
L 
+ + ~ -v} Cd I} 
Vd L 
+ 1Yt -V 2 Cd 12 
Figure 3.1: Two-level series-stacked converter. 
3.2.1 Two-port switching circuits 
Throughout this chapter the concept of a two-port switching circuit will be applied. It is a 
theoretical generalization of a full-bridge converter. 
Figure 3.2 shows the basic two-port switching circuit which is controlled by a switching function 
s of t. The arrow points from port 1 to port 2. The relations between voltages VI and V2 and 
currents il and i2 are given by 
and . . ~I = S~2· (3.1) 
The switching function s can assume any real value and the two-port switching circuit can be 
thought of as an 'ideal transformer' with time dependent 'winding ratio's. 
In the case of a full-bridge converter s is the converter switching state and assumes the values 
-1, 0 and 1. 
3.2.2 Basic circuit analysis 
In this section the differential equations describing the two-level series-stacked converter are 
derived. These differential equations are then rewritten in a way that facilitates the analysis of 
1 I 
~ • 
• 
+ + 
VI S V2 
- -
Figure 3.2: Two-port switching circuit . 
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Figure 3.3: Equivalent circuit of the two-level series-stacked converter used in the analysis. 
the balancing properties of the series-stacked converter. 
Figure 3.3 shows the equivalent circuit of a two-level series-stacked converter topology applied 
as a series-injection power-quality device. Note that the filter capacitors have been referred 
across the injection transformer. In order to gain a basic understanding of the properties of the 
converter a number of simplifications are made. The load is modeled by a resistor Rl , while the 
supply is modeled as a voltage source VS' The supply-side impedance is discarded for the sake 
of simplicity. In practical situations the load and supply will be much more complex. However, 
a more complete model of the full system increases the order of the differential equations 
and significantly complicates the process of gaining an understanding of the basic balancing 
mechanisms. 
The following assumptions are made throughout this chapter: 
1. The DC-bus is connected to a voltage source Vb with an equivalent source resistance of 
Rb• 
2. The power electronic switches have no turn-on and turn-off delay and all four switches 
have identical switching behavior. 
3. The passive components of the two full-bridge converters are identical. It is further 
assumed that all the passive components are totally linear. 
4. The injection transformer is modeled as an ideal transformer with no leakage inductance 
and infinite magnetizing inductance. During the analysis it is also assumed that the 
82 
Stellenbosch University  https://scholar.sun.ac.za
Rd 
+--
+ 
~ sd Cd Vd St 1d 
-
2Vs + 
+ C 2Vo 
2RI 
+ 
St Vt sd 
Figure 3.4: Two-level series-stacked converter in terms of d and t parameters. 
transformer has a 1: 1 turn ratio. This can be done without loss of generality since the 
secondary side circuit can be referred to the primary side. 
5. For the moment it is assumed that the load is purely resistive. 
6. The losses in the switching components, filter inductors and the primary side copper 
losses of the transformer are presented by resistor R. 
7. Finally, it is assumed that both full-bridge converters will not remain in the zero state 
indefinitely. 
Let 81 be the switching function of the top converter and 82 the switching function of the 
bottom converter. The behavior of the two-level series-stacked converter is described by the 
following system of differential equations: 
!fu. R 0 ~ 0 1 21 0 dt -r L -y; 
!fu. 0 R 0 ~ 1 22 0 dt -r L -y; 
~ _.ll. 0 1 1 0 VI + ---.YL (3.2) dt Cd - RbCd - Rb Cd RbCd 
~ 0 _.!2.. 1 1 0 V2 ---.YL dt Cd - RbCd - RbCd RbCd 
~ 1 1 0 0 1 Vo -~ dt 2C 2C -2RjC 2RjC 
As mentioned earlier, in general the load will be more complex. In this case all the capacitor 
voltages and inductor currents in the equivalent model of the load have to be included in this 
system of differential equations. This does, however, not result in any significant changes to 
the theory, other than increasing the order of the matrices. 
In order to study the balancing of the system the following variables are introduced: 
(3.3) 
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and 
(3.4) 
Rewriting equation 3.2 in terms of the d and t currents and voltages results in 
iliJJ. R §.t 0 §.d.. 0 'td 0 dt -y L L 
~ -~ 0 -~ 0 0 Vd 0 dt Cd Cd 
4k 0 §.d.. R §.t 2 'tt + 0 (3.5) dt L -y L L 
43!1. -~ 0 -~ 2 0 Vt ..1YL dt Cd Cd - RbCd RbCd 
~ 0 0 1 0 1 Vo -~ dt 2C - 2RIC 2RIC 
Figure 3.4 shows the equivalent circuit associated with this system of differential equations. 
Resistors Rd and Rt are both equal in value to R. Each of the switching blocks is a two-port 
switching circuit with the arrow pointing from port 1 to port 2. 
3.2.3 Ordinary switching 
In this section it is assumed that the same switching functions are applied to both converters 
of the two-level series-stacked topology. This will be referred to as ordinary switching. Hence 
we assume that s := SI = S2, from which it follows that St = sand Sd = O. This results in the 
following two independent systems of differential equations: 
where 
and 
where 
s 
L 
2 
- RbCd 
o 
(3.6) 
(3.7) 
(3.8) 
(3.9) 
Figure 3.5 shows the two independent circuits associated with the d and t voltages and currents. 
These will be referred to as the d and t circuits. It is important to note that the voltages and 
currents of the two-level series-stacked converter are balanced when Vd and id are both zero. 
For this reason the d circuit is of particular interest, as its dynamic behavior determines the 
voltage and current balancing properties of the two-level series-stacked converter. Since the 
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Figure 3.5: Ordinary switching d and t circuits. 
d and t circuits are independent, voltage or current unbalance in the series-stacked converter 
does not affect the output voltage Va in any way. 
As a first step in the detailed analysis of the d circuit, Liapunov's theorem is used to prove its 
stability. The equilibrium points of 3.6 are defined as those values of Xd for which Xd = o. As 
mentioned earlier it is assumed that the converter is switching and that it does not remain in 
the zero state (s = 0) indefinitely. Hence it follows from 3.6 that Xd = 0, for more than one 
switching cycle, if and only if Xd = O. This shows that the only equilibrium point of 3.6 occurs 
where the voltages and currents of the series-stacked converter are balanced. 
The stored energy Wd in the d circuit is given by 
1 2 1 .2 
Wd = 2CdVd + 2 L 'td· (3.10) 
The rate of change in stored energy d';i? is equal to the power dissipated in resistor R and is 
given by 
d:;d = -i~R. (3.11) 
Furthermore, Wd satisfies the following two properties, which implies that Wd is a Liapunov 
function (see [7], p. 193): 
1. Wd = 0 if Xd = 0 and Wd > 0 if Xd =1= O. 
2. d;i? :::; 0 for all values of Xd. 
Essentially these two properties state that the stored energy in the d circuit will be dissipated 
in resistor R. In the process the d circuit will return to the equilibrium point Xd = 0, of zero 
stored energy. This can be proven formally by making use of Liapunov's theorem ([7], p. 193) 
which states that, since Wd is a Liapunov function, the equilibrium point Xd = 0 of 3.6 is 
asymptotically stable. The following two conclusions can be made: 
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1. As long as the same switching functions are applied to both full-bridge converters of the 
two-level series-stacked converter, the DC-bus voltages and inductor currents will balance 
over time. The balancing mechanism is not influenced by the load or supply conditions 
and is governed by the losses in the d circuit. 
2. The dynamics of the balancing process depend on the RMS value of the d circuit inductor 
current i d • The larger the RMS value of i d , the faster the system will rebalance after a 
perturbation. Current id can be separated into two components, namely a 'ripple current 
component', which depends highly on the switching frequency and a 'low frequency' 
component that depends on Vd and the reference signal. At lower switching frequencies 
the 'ripple current' component plays a significant role, resulting in faster rebalancing. 
Having determined that the system is stable, the next step is to investigate the dynamics of 
the balancing process. For the remainder of this section the following assumptions are made: 
1. A periodic reference signal (modulating function) A(t) satisfying -1 < fr(t) ~ 1 and 
of period Tr (and frequency Wr = ~:) is applied to the pulse width modulator of the 
series-stacked converter. 
2. The sequence of gating pulses is also periodic, with period Tr . More specifically, it is 
assumed that the interval [0, TT] can be divided into N sub-intervals [to, t I , t 2, ... , tN], 
with to = 0 and tN = Tr • The value of the switching function s during the sub-interval 
[tn-I, tn] is denoted by Sn. 
3. Finally it is assumed that at high switching frequencies 
lot s(~) d~ ~ lot fr(~) d~ 
and that 
(3.12) 
(3.13) 
It is thus assumed that the low-pass-filtered versions of the reference signal and switching 
function are equal, and that the reference signal has no DC-component. 
In the remainder of this section the theory of systems of linear differential equations is applied 
to study the dynamic properties of the d circuit. The theory of systems of linear differential 
equations can be found in a number of textbooks (for instance [7], [8], [5] and [3]). Only a 
limited number of authors treat the theory in a general enough context to include switched 
circuits. The most general theory can be found in [8]. Under the assumptions above, the 
systems of differential equations that are studied have periodic coefficients and can be studied 
by making use of Floquet theory. Some of the results from Floquet theory (see [8], Chapter 8, 
[3], p. 95 and [5], p. 60) will be used in the process of analyzing the behavior of the d circuit. 
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The first step in the analysis is to apply one of the fundamental theorems of linear systems of 
differential equations with constant coefficients. If Xd = Xdo at time t = 0, then by applying [7], 
p. 90 it follows that 
(3.14) 
for ° :::; t < t l . By applying this theorem repeatedly, it follows that in general 
(3.15) 
where 
(3.16) 
for tn-I:::; t < tn. Matrix <I>(t) is called the fundamental matrix of the d circuit and contains 
all the information to calculate the solution of 3.6 for any initial condition. Of particular 
importance is the matrix 
(3.17) 
since the value of Xd after one cycle of the reference function ir is given by 
(3.18) 
After k cycles of period T r , the value of Xd is given by 
(3.19) 
There are two different approaches to studying the properties of M. The one approach is to 
calculate M numerically over one cycle of the reference signal ir. The other approach is to 
study the properties of M analytically. Unfortunately no simple analytic expression for M could 
be found, even when the reference signal is sinusoidal in nature. However, a lot of important 
information can be obtained by studying the lossless case R = 0, which is the subject of the 
next section. 
3.2.3.1 A special case 
In this section it is assumed that resistors Rt = Rd = 0. Although this will not occur in 
practical converters, it provides important information about the general case. In a certain 
sense the voltage and current waveforms of the general case are just 'damped' versions of the 
waveforms of the lossless case. If R = 0, matrix Ad(S) is given by 
(3.20) 
and has the following properties: 
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1. The different Ad(S) matrices commute. This means that 
(3.21) 
for Si = -1,0,1 and Sj = -1,0,1. This implies that (see [7], p. 85) 
(3.22) 
2. Matrix eAd(s)t can be written in the form (see [7], p. 84, property (b)) 
(3.23) 
where j3 = vied' 
[ 1. _i 1Qi] [1. i mi.] 2' 2V L 2 2V L 'ff I and P2 = 'ff I . l _ _ _l _ _ 
2 Cd 2 _ 2 Cd 2 
(3.24) 
Based on these two properties, equation 3.15 for ti-l ~ t < ti can in this case be rewritten as 
and M is given by 
From equation 3.20, 3.12 and 3.23 <I>(t) can be approximated by 
<I>(t) e(Snt+Sn-ltn-l +"+Sltl )Ad 
~ e(J;fr(~)d~)Ad 
(PI e jf3Ic (t) + P2e-jf3Ic(t)) 
[ 
cos(j3Ic(t)) fl sin(j3Ic(t)) ] 
-ff sin(j3Ic(t)) cos(j3Ic(t)) . ' 
where Ic(t) = J~ fr(~) d~. In particular, since J[r fr(~) d~ = 0, it follows that 
(3.25) 
(3.26) 
(3.27) 
(3.28) 
(3.29) 
(3.30) 
This implies that Xd(t) is periodic with period Tr . As expected, it also shows that the series-
stacked converter will not rebalance if R = 0. 
A number of important conclusions about the behavior of Xd can be made in the lossless case: 
1. In most practical systems the value of ff is significantly less than 1 O. Hence the initial 
current ido has relatively little influence on the behavior of Vd. 
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) 
2. Of special interest is the case where ido = 0 and a sinusoidal reference function of the 
form ir(t) = A cos(wrt) is applied to the converter. From the definition of Ic(t), 
It follows from 3.29 that 
and 
lot A cos(wre) de 
~(sin(wrt) ). 
Wr 
. ~. (AfJ . ( t») 
'td = Vdo V L sm Wr sm Wr 
Vd = Vdo cos ( ~ Sin(Wrt») . 
Note that the argument of the cosine function in 3.33 varies between 
AfJ A,8. A,8 
--:::; -sm(wrt):::; -. 
Wr Wr Wr 
(3.31) 
(3.32) 
(3.33) 
(3.34) 
This implies that Vd will not assume the full range of values -Vdo < Vd :::; Vdo if and only 
if 1!: :::; 7f. Rewriting this inequality by making use of the definition of ,8 results in 
If A = 1, then 
A2 
Cd ~ L 2 2 Wr 7f (3.35) 
(3.36) 
This introduces an important design guideline. It states that in order to limit the max-
imum variation in DC-bus voltage, with a sinusoidal reference signal ir, the value of Cd 
must be chosen greater than L ~ 2. Wr 1r 
3. If the value of Cd is significantly larger than that given by equation 3.36, then ,8Ic( t) < < 1 
for t ~ o. In this case 
(3.37) 
and 
(3.38) . 
Example 3.1 
In this example the d circuit voltages and currents of a lossless two-level series-stacked converter 
are studied for different reference signals. Table 3.1 gives the parameters used in the simulation. 
The switching frequency is assumed to be high enough that equation 3.12 holds. 
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Figure 3.6: Voltage Vd and current id for the lossless two-level series-stacked converter. Case 
(a) Cd = 1 mF; (b) Cd = 2.2 mF; (c) Cd = 3 mF; (d) Cd = 10 mF; (e) Cd = 30 mF; (f) Cd = 50 
mF. 
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Parameter Symbol Value 
Filter Inductance L 300 JlH 
Initial Inductor Current '/,do OA 
Initial Capacitor Voltage Vdo 50 V 
Table 3.1: Parameters of two-Ievellossless series-stacked converter. 
1. In the first part of the example a sinusoidal reference signal 
fr(t) = 0.8 cos(27r . 50t) 
is applied to the converter. In this case 
le(t) = 2 0.8 0 sin(27r . 50t). 
7r·5 
(3.39) 
(3.40) 
Figure 3.6 shows voltage Vd and current id for Cd = 1 mF, Cd = 2.2 mF, Cd = 3 mF, 
Cd = 10 mF, Cd = 30 mF and Cd = 50 mF. According to equation 3.36 values of 
Cd greater than 2.2 mF will lead to a reduction of the peak to peak magnitude of the 
oscillations of Vd. This can also be observed from results. For large values of Cd the 
oscillation in the DC-bus voltage becomes squared co-sinusoidal (as mentioned in remark 
3 above), while current id becomes sinusoidal with a frequency of 50 Hz. The magnitude 
of id increases as Cd increases. 
2. In this case a non-sinusoidal reference signal fr of the form 
fr(t) = 0.5 cos(27r . 50t) + 0.3 cos(27r . 250t) + 0.1 cos(27r . 350t) (3.41) 
is used. Function le(t) is given by 
le(t) = 2 0.5 sin(27r. 50t) + O.~ sin(27r . 250t) + 2 0·~50 sin(27r . 350t). (3.42) 7r . 50 27r· 50 7r . 
Values of Cd = 1 mF, Cd = 3 mF, Cd = 30 mF and Cd = 50 mF are used. Figure 3.7 
shows the results. Although the harmonics of the reference signal are now reflected in Vd 
and id, the basic tendencies are the same as in the previous case. 
In the general case, where R is not necessarily equal to 0, equations 3.21 and 3.22 do not hold 
and a simple analytic solution for Xd could not be found. However, almost all the important 
information about the balancing properties are contained in M and in the solutions of the 
loss less case. When R is small, the solutions of the lossless case give a good approximation of 
the basic properties of the voltage and current waveforms on a per cycle basis. The information 
contained in M describes the 'damping' of these waveforms over time. 
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Figure 3.7: Voltage Vd and current id for a lossless two-level series-stacked converter with non-
sinusoidal reference. Case (a) Cd = 1 mF; (b) Cd = 3 mF; (c) Cd = 30 mF; (d) Cd = 50 
mF. 
3.2.3.2 Quantitative analysis 
In this section Floquet theory (see [8], Chapter 8) is used to study the properties of the d-
circuit of the two-level series-stacked converter. Besides revealing important information about 
the time constants involved with the balancing process, it also provides a quick and easy way 
of numerically simulating the system. By calculating the fundamental matrix over one cycle 
of the reference function IT) the behavior of the circuit for all t 2: 0 and all possible initial 
conditions can easily be predicted. 
The fundamental matrix of the d circuit was defined in equation 3.16 as 
(3.43) 
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for tn-I::; t < tn. Matrix M was defined as 
(3.44) 
By [8], theorem 8.1.1, there exists a matrix C such that 
(3.45) 
Floquet's theorem ([8], theorem 8.1.1) states that <J>(t) can be factored in the form 
<J>(t) = P(t)etC , (3.46) 
where P(t) is a periodic matrix valued function with period Tr . 
Of particular importance are the real parts of the eigenvalues Al and A2 of matrix C. These 
are called the characteristic exponents of the system. If 0"1 and 0"2 are the eigenvalues of M, 
then (see [8], remark 8.1.3) 
Re(Al) = Re(~~O"l) and Re(A2) = Re(I;~0"2). (3.47) 
The two numbers 
1 Tr 1 
Tl = -Re(Al) = -Re(logO"I) and T2 = -Re(A2) (3.48) 
have a significant influence on the dynamics of the rebalancing process. They have the following 
properties: 
1. Tl and T2 are the time constants of the balancing process (see [8] remarks 8.1.1 and 8.1.3), 
in the sense that any solution Xd of 3.6 is a linear combination of functions of the type 
(3.49) 
where 0 ::; k ::; 1 and A = Al or A = A2. 
2. The maximum of these two time constants T := max (Tl' T2) gives a quantitative measure 
of the dynamics involved with the balancing process. 
3. By making use of [7], theorem 9.5, it follows that 
1 1 R 
- + - = -trace(Ad(s)) = -. 
Tl T2 L 
(3.50) 
(Recall that the trace of a matrix is the sum of its diagonal elements.) This confirms 
the fact that the ~ time constant plays an important role in the balancing of the system. 
Furthermore, it implies that T ~ ~. The relation between Tl and T2 does, however, depend 
on the reference signal fro For instance, if s = 0 then T = 00. 
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Parameter Symbol Value 
Filter Inductance L 300 j.tH 
Parasitic Resistance R 0.01 n 
Switching Frequency fs 1000 Hz 
Initial Inductor Current Zdo OA 
Initial Capacitor Voltage Vdo 50 V 
Table 3.2: Parameters of two-level series-stacked converter. 
To calculate ¢>(t) and M the switching functions over one cycle of the reference signal has to 
be known. These can easily be calculated directly, or by using simulation software capable of 
generating PWM switching patterns. The approach followed in this thesis was to use a Matlab 
program to calculate the switching functions, ¢>(t), M, and 71 and 72. 
The calculation of <I> (t) is relatively simple once the switching function s (t) has been calculated 
over one cycle of the reference signal. By definition 
(3.51) 
The Matlab expm function is used to calculate the terms of the form eAd(s)t. 
From this the following information can be obtained: 
1. <I>(t) is used to simulate the exact behavior of the d circuit. The main advantage of this 
method is a significant decrease in simulation time. Essentially it means that simulating 
the system over one cycle of period Tn for a particular reference signal fr, provides' all 
the information to simulate the behavior of the circuit for all t ~ 0 and all possible initial 
conditions. 
2. Calculating the eigenvalues of M and subsequently 7 = max (71,72) provides the time 
constant of the rebalancing process for a particular reference signal fro One way of inter-
preting this time constant is to associate it with equivalent balancing resistors connected 
to the DC-buses of the full-bridge converters. This approach provides insight into the 
'strength' of the balancing mechanism. 
Example 3.2 
In this example the reference signal 
fr(t) = 0.8 cos(27r . 50t) (3.52) 
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Figure 3.8: Voltage Vd and current id of the two-level series-stacked converter. Case (a) Cd = 1 
mF; (b) Cd = 2.2 mF; (c) Cd = 3 mF; (d) Cd = 10 mF; (e) Cd = 30 mF; (f) Cd = 50 mF. 
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Figure 3.9: Time constants 71 and 72 as a function of Cd. 
of equation 3.39 is applied to a two-level series-stacked converter -with the same parameters as 
that of the previous example, but with the effect of the parasitic resistance R included. Table 
3.2 summarizes the converter parameters. Figure 3.8 shows the results of the analysis for values 
of Cd = 1 mF, Cd = 2.2 mF, Cd = 3 mF, Cd = 10 mF, Cd = 30 mF and Cd = 50 mF, as in 
the previous example. Some of these results were checked against simulations performed on a 
two-level series-stacked converter with the Power System Blockset from Matlab. The results of 
the two methods were identical. A typical Matlab simulation ran for 8 hours, compared to 30 
seconds for that based on the Floquet methods. 
For each value of Cd voltage Vd and current id are shown. Along with Vd the envelope formed 
by 
t t 
vdoe-; and - vdoe-; (3.53) 
is shown. For current id the envelope formed by 
vdofie-~ and - vdofie-~ (3.54) 
is shown. This approximate relation between id and Vdo is based on the observations made in 
the lossless case (see equation 3.29). A comparison with the results of the previous example 
confirms the fact that the waveforms inside the envelope correspond to those of the lossless 
case. It is also interesting to note that for values of Cd larger that the critical value of 2.2 mF 
the peak to peak value of the oscillations inside the envelope decreases as Cd increases. 
Figure 3.9 shows the values of 71 and 72 as a function of Cd. Below the critical value of 
Cd = 2.2 mF these time constant shows some oscillations. For large values of Cd, 72 dominates 
and increases almost linearly with increasing Cd. 
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3.2.4 Interleaved switching 
The main advantage of interleaved switching applied to a two-level series-stacked converter 
lies in the fact that it effectively doubles the switching frequency. Interleaved switching does, 
however, complicate the analysis of the converter and the possibility of unbalance in the DC-
bus voltages under steady-state conditions arises. It will, however, be shown that as long as 
the converter switching frequency is chosen so as to be significantly higher than the maximum 
frequency content of the reference signal and supply voltage, this unbalance is not a major 
problem. 
Throughout this section the following two assumptions are made: 
1. Periodic gating signals, with frequency W r , are applied to the converter. 
2. The supply voltage Vs is also periodic with frequency W r . 
3.2.4.1 Harmonics of two-level unipolar PWM 
In order to analyze the behavior of the two-level series-stacked converter under interleaved 
switching, some attention should be given to a study of the harmonics of PWM switching 
functions. The approach followed in this section is based on the use of double Fourier series 
which was originally taken from unpublished papers of W.R. Bennett by H.S. Black. Bennett 
originally applied the technique to study the spectra of rectified waves (see [2], Chapter 17). 
A number of applications of this method can be found in the literature (see, for instance, [20] 
and [79]). 
Although the technique of interleaved switching is widely applied in power electronics, a detailed 
theoretical analysis of the harmonics of interleaved switching for non-sinusoidal reference signals 
could not be found in the literature. In [34] the harmonics of interleaved sinusoidal PWM are 
analyzed. Later, in [48], harmonic cancellation for non-sinusoidal reference signals is verified 
through simulation. 
As a first step the frequency spectrum of the switching function s(t) of a full-bridge converter is 
considered. Only unipolar switching with natural sampled double-edge modulations is analyzed. 
The techniques are, however, general and apply to a variety of different sampling methods and 
modulation strategies. 
Figure 3.10 illustrates unipolar pulse width modulation as applied to a full-bridge converter. 
Although the figure only shows the first cycle of the reference signal fr(t), it continues periodi-
cally along the t axis for all t ~ O. Function fc(t) is the triangular carrier signal with frequency 
Ws' Frequency Ws is the switching frequency of each phase-arm of the series-stacked converter. 
It is assumed throughout the remainder of this chapter that Ws is an integer multiple of W r . The 
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Figure 3.10: Unipolar modulation. 
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Figure 3.11: Three-dimensional representation of unipolar modulation. 
theory of this section is, however, general and also applies when there is no relation between 
the switching frequency and that of the reference signal. 
Figure 3.10(a) shows the carrier signal fc(t) , fr(t) and - fr(t). The area between fr(t) and 
- fr(t) is colored red for fr(t) > 0 and green for fr(t) < O. Figure 3.10(b) shows the resulting 
switching function s(t), defined by 
if - fr(t) < fc(t) < fr(t) 
if fr(t) < fc(t) < - fr(t) 
elsewhere. 
(3.55) 
It is important to note that replacing fc(t) by - fc(t) in 3.55 leads to exactly the same definition 
of s(t). Based on this observation, fc(t) is replaced by - fc(t) during each second half of the 
switching period, giving rise to a new carrier signal fCI (t), as shown in Figure 3.10(c). The 
gradient of each of the line segments of fCI (t) is equal to ~. Define a function F(h, t) of two 
variables by 
F(h, t) = { : 1 
if - fr(t) < fc(t) ::; fr(t) 
if fr(t) < fc(t) ::; - fr(t) 
elsewhere. 
(3.56) 
The switching function s(t) can now be interpreted as the height of F(h, t) when moving along 
the line segments mapped out by (lCI (t), t) in the TOH plane. 
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The next step in the analysis is to extend F(h, t) periodically along the t and h-axes as shown in 
Figure 3.11. The line segments of let (t) line up to form straight lines in the TOH plane. Only 
the line passing through the origIn has to be considered. Based on this observation, switching 
function s(t) is now given by 
s(t) = F (2;st, t) . (3.57) 
Hence the value of s(t) at time t is equal to F(h, t), when moving along the line (~t, t) in the 
TOH plane. 
Since F(h, t) is periodic in t and h it can be presented by a two-dimensional Fourier series (see 
[2], p. 270), given by 
1 0000 
F(h, t) = 2"Aoo + L (Aon cos nWrt + Bon sin nWrt) + L (Amo cos m7rh + Bmo sin m7rh) 
n=1 m=1 
where 
00 ±oo 
+ L L (Amn cos(m7rh + nWrt) + Bmn sin (m7rh + nWrt)) , 
m=ln=±l 
211" 1 
Amn + jBmn = 2Wr (wr 1 F(h, t)ej(m7rh+nwrt) dhdt. 
7r 10 -1 
(3.58) 
(3.59) 
Substituting equation 3.57 into equation 3.58 results in 
s(t) F (2:st, t) (3.60) 
1 0000 
2" A oo + L (Aon cosnwrt + Bon sin nwrt) + L (Amo cos 2mwst + Bmo sin2mwst) 
n=1 m=1 
00 ±oo 
+ L L (Amn cos(2mwst + nWrt) + Bmn sin(2mwst + nwrt)). (3.61) 
m=ln=±1 
The first term ~Aoo is the DC-component (average) of F(h, t), which is equal to zero. The second 
term is the Fourier series coefficients of the reference signal Ir(t) as will be shown shortly. The 
third term represents components at twice the switching frequency Ws and harmonics thereof. 
The frequency components of the last term are harmonic side bands 'around' integer multiples 
of twice the switching frequency. The fact that only harmonics around multiples of twice the 
switching frequency occur is a result of interleaved switching, which effectively doubles the 
switching frequency. 
The remainder of this section is devoted to studying some of the properties of the coefficients 
Amn and Bmn. If m i= a equation 3.59 can be rewritten as 
Amn +jBmn = 
211" fr(t) 
Wr (wr 1 ej(m7rh+nwrt)dh dt 
27r 10 - fr(t) 
211" 
Wr . (W:;: (ej(m7rfr(t)+nwrt) _ ej(-m7rfr(t)+nwrt») dt 
2m7r2J 10 
211" ~ (wr ejnWrt sin( m7r Ir (t)) dt, 
m7r2 10 
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while, if m = 0 
(3.63) 
A comparison with the definition of the Fourier series coefficients (see, for instance, [11], p. 740) 
of a periodic function proves that the second term of equation 3.61 is the Fourier series coeffi-
cients of the reference signal. 
The following two properties play an important role in the analysis that follows. 
1. If m "# 0, then 
IAmn + jBmnl I~ (~; ejnwrt sin(m7r fr(t)) dtl m7r2 10 
2". 
< Wr {w r lejnwrtsin(m7rfr(t))1 dt 
m7r2 10 
2". 
W r2 {W:;: Isin(m7rfr(t)) I dt 
m7r 10 
Wr 27r < --.-
m7r2 Wr 
2 
m7r 
This shows that Amn + jBmn ---* 0 as m ---* 00. 
2. If m "# 0 and n "# 0, then by using integration by parts 
Amn +jBmn = 
2". ~ (wr ejnwrtsin(m7rfr(t)) dt 
m7r2 10 
Wr ([. 1 . 1 ~; 
-2 -. -eJnwrtsin(m7rfr(t)) 
m7r Jnwr 0 
1 10 ~; . t ( ( )) dfr (t) ) 
--. - eJnWr cos m7rfr t m7r-- dt . 
Jnwr 0 dt 
Since fr is periodic with frequency ws , the first term is zero. Hence 
I 
1 10 ~; . t ( ( )) dfr (t) I 
. eJnWr cos m7rfr t m7r--dt Jmn7r2 0 . dt 
< _1_ (~; Idfr(t) I dt. 
Inl7r 10 dt 
(3.64) 
(3.65) 
(3.66) 
(3.67) 
(3.68) 
(3.69) 
2". 
Since Jowr I df;l) I dt is a fixed number, this shows that IAmn + jBmnl ---* 0 if n ---* 00. 
3. Combining these two properties results in 
I . I . (2 1 {~; I dfr ( t) I ) Amn + JBmn < mm m7r' Inl7r 10 ~ dt . (3.70) 
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The second property is important in the analysis that follows. Essentially it states that if 
the switching frequency is chosen significantly larger than the highest frequency harmonic of 
the reference function ir, then the harmonics of the switching function s appear in clusters 
of side bands around integer multiples of 2mws. For a particular value of m > 0 the cluster 
consists of harmonics at frequencies nWr + 2mws, where n = ±1, ±2, .... By property 2 above, 
these harmonics decrease in magnitude as Inl increases. The magnitude of the harmonics is 
271" 
determined by Jowr I dfdY) I dt. If the value of this integral is small, the side band harmonics of a 
particular cluster are quickly attenuated as Inl increases and do not penetrate its surrounding 
clusters. For the remainder of this chapter it will be assumed that the switching frequency 
is high enough that harmonics of a particular cluster do not penetrate those of a neighboring 
cluster. 
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Example 3.3 
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Figure 3.12: Example of the harmonics of unipolar switching. 
Consider the following reference function: 
fr(t) = 0.6 sin(27l" . 50t) + 0.2 sin(27r . 250t) + 0.2 sin(27r . 350t) (3.71) 
The switching frequency is 2.5 kHz. Figure 3.12 shows the magnitude of the Fourier series 
coefficient of fr(t) along with the estimate given by equation 3.70. These coefficients were 
calculated by numerically integrating equations 3.62 and 3.63. Only coefficients of magnitude 
greater than or equal to 0.02 are shown. As predicted by the theory the harmonics are clustered 
around multiples of twice the switching frequency. 
3.2.4.2 Harmonics of interleaved switching 
Now consider a two-level series-stacked converter under interleaved switching with 81 the switch-
ing function of converter one and 82 the switching function of converter two. Since unipolar 
switching effectively doubles the switching frequency, the carrier signals of the two converters 
differ by ~ radians. Suppose that the carrier signal of converter two lags that of converter 1 by 
~ radians. The same arguments as applied in the previous section result in the following two 
lines in the TOH-plane 
(
2W
s ) 
-t,t 
7l" (
2W
s ) and ---;-t - 1, t (3.72) 
to generate 81 and 82, respectively. These two lines are shown in Figure 3.13 and it follows that 
81(t) = F (2;st, t) and 82(t) = F (2;st - 1, t) . (3.73) 
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Figure 3.13: Interleaved switching with unipolar modulation. 
Substituting these two equations into equation 3.58, results in 
1 0000 
Sl(t) = -Aoo+ L(Aoncosnwrt+Bonsinnwrt)+ L (Amo cos 2mwst + Bmo sin 2mwst) 
2 n=l m=l 
00 ±oo 
+ L L (Amn cos(2mwst + nwrt) + Bmn sin(2mwst + nwrt)) . 
m=ln=±l 
(3.74) 
and 
1 00 
- "2Aoo + L (Aoncosnwrt + Bonsinnwrt) 
n=l 
00 
+ L (Amo cos(2mwst - m7r) + Bmo sin(2mwst - m7r)) 
m=l 
00 ±oo 
+ L L (Amn cos(2mwst - m7r + nwrt) + Bmn sin (2mwst - m7r + nwrt))(3.75) 
m=ln=±l 
Attention should be given to the third and fourth terms of these expressions for Sl(t) and S2(t). 
Note that 
and 
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if m is odd 
if m is even 
if m is odd 
(3.76) 
(3.77) 
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This shows that the Fourier series coefficients of 81 and 82 are equal in magnitude for all 
possible values of m. However, they are equal in phase around even multiples of twice the 
switching frequency, but differ by 7r radians in phase around odd multiples of twice the switching 
frequency. The following conclusions can be made: 
1. Function 8t = 81 !82 contains harmonics around even multiples of twice the--switching 
frequency, while the harmonics around odd multiples of the switching frequency cancel 
out. The non-zero harmonics are equal in magnitude and phase to those of 81 around 
even multiples of twice the switching frequency. 8t also contains the frequency content of 
the reference signal fro 
2. Function 8d = 81 ;82 contains harmonics around odd multiples of twice the switching 
frequency, while the harmonics around even multiples of twice the switching frequency 
cancel out. In this case the non-zero harmonics are equal in phase and magnitude to 
those of 81 around odd multiples of twice the sWitching frequency. 
3. Based on the previous two properties, it follows that 
(3.78) 
This property will play an important role in the following sections. 
Example 3.4 
In this example the reference signal 
fr(t) = 0.6 sin(27r . 50t) + 0.2 sin(27r . 250t) + 0.2 sin(27r . 350t) (3.79) 
of equation 3.71 is again considered. The switching frequency is 2.5 kHz. 
The Fourier series coefficients of 81, 8t and 8d are shown in Figure 3.14. As predicted by the 
theory the frequency domain representation of 8t contains the Fourier series coefficients of 81 
around even multiples of twice the switching frequency. The Fourier series representation of 8d 
consists of the coefficients of 81 around odd multiples of twice the switching frequency. It is 
also evident that ISt(w)IISd(W)1 ~ O. 
3.2.4.3 Qualitative analysis 
In this section the effects of interleaved switching on the balancing mechanisms of a two-level 
stacked converter are discussed. 
105 
Stellenbosch University  https://scholar.sun.ac.za
o.7r-------,~--___r---.....,__---_r_---..___---.__--___r---__, 
enD. 
15 
.!!2 
ai 0 .5 
:2 
1ii 
80.4 
.~ 
:s 
~0.3 
15 
Q) 
-g 0 .2 
"-g 
g> 
~0. 1 
0.7r---___r----r----.---.----,-------,~--_.---__, 
enO. 
15 
.!!2 
c:: 
,~ 0 .5 
~ Q) 
80.4 
CD 
"§ 
~0.3 
15 
.{g 
.a 0 .2 
'c 
g> 
~0. 1 
°0~--~5--~U,~0L---~,~5--~2~0~--~2~5---L~30~---3~5~--~40· 
Frequency (kHz) 
0.7.-----,----r----.---.----,-------,----.---__, 
en"<O.6 
.!!2 
ai 0 .5 
'0 
:= 
~ 0 0 .4 
~ 
.~ 
::> 
~0.3 
15 
Q) 
~O.2 
'c 
g> 
~0. 1 
°0L---~D----,~0---lllli,~5~--2~0~-~L2~5i---~3~0---3~5~--~40 
Frequency (kHz) 
Figure 3,14: Harmonics of interleaved unipolar modulation, 
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As mentioned earlier, no simple analytic solution describing the behavior of the two-level series-
stacked converter could be found and the problem becomes even more involved when applying 
interleaved switching. Although the precise behavior can only be determined through numerical 
simulation, a great deal of insight can be obtained by studying the balancing mechanisms for 
some special cases. Unlike in the case of ordinary switching, the d and t circuits can no longer 
be uncoupled when interleaved switching is used. 
As mentioned in the previous section, for the remainder of this chapter it will be assumed 
that the switching frequency is high enough so that harmonics of a particular cluster do not 
penetrate those of a neighboring cluster. 
For convenience equation 3.5 is rewritten as 
x=Ax+B, 
where 
'td R !!1. 0 §..d. 0 -y; L L 
Vd _.!!1... 0 _.!!..d.. 0 0 Cd Cd 
x= 'tt A= 0 §..d. R !!1. 2 , L -y; L -r 
Vt _.!!..d.. 0 _.!!1... 2 0 Cd Cd - RbCd 
Vo 0 0 I 0 I 2C - 2RIC 
The equation 
x=Ax 
is referred to as the homogeneous part of equation 3.80. 
and B = 
o 
o 
o 
(3.80) 
(3.81) 
(3.82) 
As a first step it is shown that the balancing properties of the two-level series-stacked converter 
under interleaved switching is essentially the same as that under ordinary switching, at relatively 
high switching frequencies'. 
First consider the homogeneous part of 3.80. The behavior of the circuit over one switching 
period [NTs, (N + l)Tsl is studied. Suppose that the converter assumes K different switching 
states during this period. Hence switching period [NTs, (N + l)Tsl can be divided into K sub-
intervals (to, tl, .. : ;tK) with s(t) = Si for ti-I ::::; t < ti. In this case s(t) is a vector consisting 
of switching functions St and Sd, given by 
(3.83) 
By applying the same techniques as in section 3.2.3, vector x at the end of the switching period 
is given by 
(3.84) 
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Expanding the exponential terms results in 
(3.85) 
At high switching frequencies the switching period Ts is small. Hence, multiplying out these 
terms and ignoring all second- and higher-order terms of time results in 
(3.86) 
Furthermore, at high switching frequencies the reference signal fr(t) can be taken as constant 
over one switching period with fr(t) = fr(NTs), for NTs ~ t ~ (N + l)Ts. Hence the average 
value of St taken over one switching period is equal to fr(NTs) while the average value of Sd 
is equal to zero. This is true for both ordinary and interleaved switching. Hence, substituting 
the definition of A (equation 3.81) in equation 3.86 results in 
R fr(NT.} 0 0 0 
-y; L 
-
fr(NT.} 0 0 0 0 Cd 
x(N + l)Ts = I +Ts 0 0 R fr(NT.} 2 x(NTs). (3.87) -y; L -y; 
0 0 - fdNT.} 2 0 Cd - RbCd 
0 0 1 0 1 2C - 2RIC 
(In this case I is the identity 5 x 5 matrix.) By again making use of the fact that Ts is small 
at high switching frequencies 
1 j; ,......, Ts (x((N + l)Ts) - x(NTs)) ,......, 
R fr(NT.} 0 0 0 -y; L 
-
fr(NT.} 0 0 0 0 Cd 
0 0 R fdNT.} 2 x(NTs). (3.88) -y; L -y; 
0 0 _fr(NT.} 2 0 Cd - RbCd 
0 0 1 0 1 2C - 2RIC 
Hence the following system of differential equations describes the two-level series-stacked con-
verter at high switching frequencies, independent of the particular modulation strategy: 
R fr(t} 0 0 0 -y; L 
_ fr(t} 0 0 0 0 Cd 
x= 0 0 R Mt} 2 x (3.89) 
-y; L -y 
0 0 _ fr(t} 2 0 Cd - RbCd 
0 0 1 0 1 2C - 2RIC 
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This shows that if the switching frequency is high enough so that the reference signal can be 
taken as constant over one switching period, equation 3.80 becomes independent of the modu-
lation method. Hence at high switching frequencies the behavior of the system is independent 
of the modulation method (ordinary or interleaved switching). Based on this observation, the 
results obtained for ordinary switching can be applied as a first approximation when studying 
the behavior of the converter under interleaved switching. 
Numerical integration of 3.89 yielded results that closely approximated the results obtained by 
simulating the operation ofthe two-level series-stacked converter, particularly at high switching 
frequencies (typically at 5 kHz and above). 
The above analysis gave rise to a state-space averaging of the system. Essentially both full-
bridge converters of the two-level series-stacked converter can be seen as linear amplifiers at 
high switching frequencies. However, the averaging technique neglects the effect of ripple cur-
rents and voltages due to switching. This gives a clue to the difference between ordinary and 
interleaved switching. It will soon be shown that the difference lies in the effect of the 'switching 
harmonics' on the system. 
Some basic conclusions about the properties of the two-level series-stacked converter under 
interleaved switching can be made by applying the theory of systems of linear differential 
equations with periodic coefficients (see [8], Chapter 8) to equation 3.80. As in section 3.2.3 
a Liapunov argument can be used to show that the solution of the homogeneous part of 3.80 
goes to zero as time goes to infinity, for all possible initial conditions. This implies that the 
homogeneous part of 3.80 has no non-zero periodic solutions and it follows from [8], theorem 
8.3.2 that 3.80 has a periodic solution xp(t) with frequency Wr. Furthermore, from [8], theorem 
6.5.1, it follows that given any initial condition Xo the solution of equation 3.80 is of the form 
X(t) = cI>(t)xo + xr(t), (3.90) 
where cI>(t) is the fundamental matrix of the homogeneous part and xr(t) is the particular 
solution of 3.5. This is an extension of the well-known results from linear circuit theory to 
switched systems. 
Since cI>(t)xo ---+ 0 as t ---+ 00, the steady-state solution is given by xr(t), while cI>(t) describes the 
transient behavior. The particular solution Xr (t) is equal to the sum of the periodic solution of 
the system and a homogeneous solution. Since the homogeneous solution goes to zero as time 
goes to infinity, the particular solution is itself periodic and equal to xp(t) in the steady state. 
The response of the system to a perturbation from its steady-state condition is a solution of the 
homogeneous part. Hence to investigate the re-balancing of the system after a perturbation, 
it is only necessary to consider the homogeneous part. Although the variation of parameters 
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Figure 3.15: Equivalent circuit of the two-level series-stacked converter. 
formula ([8], theorem 6.5.1) 
(3.91) 
can be used to calculate the particular solution xr(t), this proved impossible to implement 
analytically or numerically. By using the variation of parameters formula it is, however, possible 
to show that the principle of superposition can be applied to Vs and Vb. Hence the effect of 
these two sources on the converter can be studied separately. 
Based on these considerations, the analysis of the two-level series-stacked converter under in-
terleaved switching is divided into two sections: 
1. The particular solution xp(t) is studied to obtain information about the steady-state 
behavior of the system. 
2. The properties of the homogeneous part are studied to investigate the transient behavior, 
in particular the balancing mechanisms of the converter after a perturbation. 
3.2.4.3.1 Steady-state analysis 
It has been shown above that the steady-state solution xp(t) of 3.80 is periodic with period Wr 
and hence Fourier analysis can be applied to study its properties. Throughout this section it is 
assumed that the DC-bus capacitor Cd is large in the sense that the two DC-bus voltages Vd and 
Vt can be considered as constant and that it contains only a DC-component in the steady-state 
with negligible high-frequency components. 
By making use of the principle of superposition the effect of Vb and Vs on Vd can be studied 
separately. For the first part of the analysis it is assumed that the source voltage Vs is zero, while 
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Figure 3.16: Definition of Zl, Z2 and Z3 for the two-level series-stacked converter. 
Vb is taken as zero for the second part. Refer to Figure 3.16 for the definition of impedances 
Zl , Z2 and Z3 and current ia . 
Assuming that Vs = 0, the following relations hold in the frequency domain: 
VdSt(W) + VtSd(W) 
Zl(W) 
VdSd(W) + VtSt(w) 
Z2(W) 
(3.92) 
(3.93) 
(3.94) 
(* represents convolution in the frequency domain.) But in the steady-state the average value 
of ia is equal to zero. Hence 
(3.95) 
Applying the definition of convolution integral and making use of the fact that both St and Sd 
are real valued results in 
(3.96) 
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(3.97) 
Under the assumption at the beginning of this section it follows that 
(X! (ISd(~)IISt(~)1 + ISt(~)IISd(~)I) d~« I roo (ISt(~)12 + ISd(~)12) d~1 (3.98) 
J-oo IZI(~)I IZ2(~)1 J-oo Zl(~) Z2(~) , 
which implies that Vd < < \!t. 
In order to study the effect of the supply voltage on the average value of Vd assume that Vb 
is zero. In practical systems the bus resistance Rb is small and hence it can be assumed that 
Vt = O. In this case 
VdSt(W) 
ZI(W) 
VdSd(W) Vs(w) 
Z2(W) + Z3(W)· 
By again making use of the fact that ia = idst + itsd, it follows that 
(3.99) 
(3.100) 
(3.101) 
Again, from the fact that the average value of id is zero in the steady-state, it follows that 
(3.102) 
By applying the definition of the convolution of two functions and making use of the fact that 
Sd and St are real valued functions, it follows that 
Joo Vs({)SJij d~ V; = _ -00 Z3({) 
d Joo (~+ ISd(QI 2 ) de· 
-00 Zl(W) Z2(W) '" 
(3.103) 
Hence 
(3.104) 
Under the assumption at the beginning of this section the harmonics of Sd are concentrated 
around odd multiples of twice the switching frequency. Hence it is evident that 
(3.105) 
if the supply voltage Vs does not contain harmonics near odd multiples of twice the switching 
frequency. 
To summarize, the DC-bus voltages VI and V2 are balanced in the steady-state, if the following 
two conditions hold: 
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1. The switching frequency is chosen so as to be significantly higher than the highest fre-
quency harmonic of the reference signal. 
2. The supply voltage does not contain any harmonics near two times the switching fre-
quency, or higher. 
To date not a lot of attention has been devoted to non-linear loads. Many of the properties of 
non-linear loads can, however, be modeled by making use of the current theory. For instance, 
the harmonic currents drawn by non-linear loads can be modeled by adding a harmonic to the 
supply voltage. 
3.2.4.3.2 Transient analysis 
Simulations of the two-level series-stacked converter showed that it rebalanced faster under 
interleaved switching than under ordinary switching. In order to study the balancing properties, 
the solutions to the homogeneous part of 3.80 are analyzed. For this reason the voltage sources 
Vb and Vs are set to zero. Furthermore, since the bus resistance Rb is small in practical circuits, 
it is assumed that Vt is zero. 
It was shown earlier that the fundamental difference between the operation of the converter 
when using ordinary switching as opposed to interleaved switching lies in the 'ripple' currents 
and voltages. As the dynamics of the balancing process are determined by the rate of decrease 
of the initial stored energy of the circuit, the effect of the difference in ripple currents and 
voltages on the loss mechanisms in the circuit is studied. 
Only the case where Cd is 'large' is studied. It is thus assumed that voltage Vd can be seen 
as constant over a number of cycles of the reference signal Ir and is denoted by Vd . This 
analysis provides a great deal of insight into the losses associated with harmonic currents in 
the converter. The problem was also partly solved in the more general case where Vd is only 
assumed to be constant over one switching period. The solution is, however, mathematically 
involved and does not provide any significant new insight into the balancing mechanisms. For 
this reason it is not presented here. 
The difference in the transient behavior between ordinary and interleaved switching is studied 
by comparing the losses in the converter in both cases. 
In the case of ordinary switching 8t = 81, while 8d = O. By Parseval's identity the average 
power dissipated in resistor Rd is given by 
Pord = 
(3.106) 
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Figure 3.17: Typical graphs of IZII and IZ21 as functions of frequency. 
When interleaved switching is applied, the losses in resistors Rd and Rt are given by 
Pintrl = 
dw. (3.107) 
In practical converters the cutoff frequency of the output filter is chosen significantly lower than 
the converter switching frequency WS. Figure 3.17 shows the magnitudes of impedances Zl and 
Z2 for a typical case, where a switching frequency of 1000 Hz was used. It is important to note 
that 1 Z21 ::; 1 Zll above the cutoff frequency. Since the harmonics of Sd are clustered around odd 
multiples of twice the switching frequency, we have 
(3.108) 
This implies that 
RVl [00 (I St(W) 2 Sd(W) 2) d 
Pintrl ~ 2;- i-oo Zl(W) + Zl(W) w. (3.109) 
Furthermore, since ISd(W)IISt(w)1 ~ 0, this equation can be rewritten as 
> RVl [00 ISt(w)12 + 2ISt(w)IISd(W)1 + ISd(W)12 dw 
271" i-oo IZl(W)12 
Rvl [00 (ISt(w)1 + ISd(W)I)2 dw 
271" i -00 IZI (W) 12 
> RVl [00 1 St(W) + Sd(W) 12 dw 
271" i-oo Zl(W) 
114 
Stellenbosch University  https://scholar.sun.ac.za
RV) tx) Sl(W) 2 dw 
211" i-co Zl(W) 
Pord · (3.110) 
This argument shows that the losses due to ripple currents in Rt and Rd are in general greater 
with interleaved switching than with ordinary switching. Under interleaved switching the har-
monics split into two, namely the harmonics of St and the harmonics of Sd. The essential 
ingredient in this argument is the fact that the impedance of the output filter Z2 provides a 
lower impedance path for the harmonics of Sd. The resulting effective increase in ripple currents 
gives rise to increased losses, which cause the circuit to rebalance more quickly. 
There are also other balancing mechanisms that playa role in rebalancing when interleaved 
switching is used. These losses may under certain conditions be even more significant than 
those studied above and include: 
1. Losses in the bus resistance Rb due to ripple currents. 
2. Losses in the load due to harmonics associated with Sd propagating to the load. 
The influence of these mechanisms can in general only be studied through simulation, which is 
the subject of the next section. 
3.2.4.4 Quantitative Analysis 
3.2.4.4.1 Transient Analysis 
In this section the Floquet techniques of section 3.2.3.2 are applied to study the transient 
behavior of the two-level series-stacked converter under interleaved switching. As in section 
3.2.3.2 the time constant associated with the balancing process is obtained and a quick and 
easy method of simulating the behavior of the system is derived. 
The analysis is almost identical to that of section 3.2.3.2, with a few minor modifications. The 
fundamental matrix <I>(t) is again defined by 
(3.111) 
for tn- 1 ~ t < tn. As mentioned earlier, in this case Sn is a vector containing the two switching 
states. Furthermore, matrix M is again defined as 
(3.112) 
Let M = eTrC. Then by Floquet's theorem there exists a periodic matrix valued function P(t), 
such that 
(3.113) 
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In this case C has five eigenvalues, denoted by AI, A2, •.. ,A5' If O"I, 0"2, .•• ,0"5 are the eigenvalues 
of M, then 
7i = - (l Tr ( ))' for i = 1, ... , 5 Re og O"i (3.114) 
are the time constants associated with the system. In this case the five time constants also 
contain information on the load dynamics, bus bar resistance, bus capacitor dynamics, etc. It 
was established through simulation that in most practical converters the largest time constant 
is associated with the DC-bus rebalancing process. Hence 
(3.115) 
is the time constant associated with the DC-bus rebalancing and provides essential information 
on the dynamics of the DC-bus rebalancing. 
It is interesting to note that by [7], theorem 9.5 
1 1 1 R 2 1 
- + - + ... + - = -trace (A(s)) = 2- + -- + --. 
71 72 75 L RbCd 2RlC 
(3.116) 
This confirms the fact that information about all the time constants of the system are contained 
in M. 
Exactly the same steps as in section 3.2.3.2 are followed: 
1. The switching functions St and Sd are first calculated over one cycle of fro Then <f?(t) is 
calculated over the same cycle by making use of equation 3.111 and the expm function 
of Matlab. <f?(t) is then used to simulate the behavior of the homogeneous part of the 
system over as many cycles as required. 
2. The eigenvalues of M = <f?(Tr) and 7 are then calculated. 
3.2.4.4.2 Steady-state analysis 
In this section a numerical method to obtain the steady-state behavior of the two-level series-
stacked converter is derived. Simulations using the Power System Blockset from Matlab proved 
.- > 
to be extremely time-consuming. The behavior of the converter typically has to be simulated 
over a number of seconds before it reaches its steady-state condition. Simulations using the 
personal edition of PSCAD V3.0 were also attempted. It was found that this package gave 
unreliable results in the steady-state. This resulted in simulation times from a number of hours 
to a few days (on a 450 MHz Pentium II processor) before meaningful results were obtained. 
Furthermore, to verify the stability properties of a specific design, its response to a number 
of different reference signals and different load conditions has to be studied. Based on these 
considerations, it was decided to derive a more time-effective simulation method. 
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To obtain the steady-state solution we start by simulating the behavior of the stacked converter 
over one cycle of ir with initial condition x(O) = Xo = O. This can be done by using simulation 
software or by numerically integrating. equation 3.80. The result is the solution x(t) of 3.80 
over only cycle of ir with Xo = O. 
It has been established in section 3.2.4.3 that 3.80 has a periodic solution xp(t). Hence x(t) is 
of the form 
x(t) = q,(t)xa + xp(t), (3.117) 
where Xa is determined by the values of xp(O) and Xo. Since x(O) = 0, we have 
(3.118) 
and since <I>(O) = I, it follows that xp(O) = -Xa' Now consider equation 3.117 at time t = Tr : 
(3.119) 
But <I>(Tr) = M and since xp(t) is periodic with period Tr, it follows that 
(3.120) 
Solving for xp(O) results in 
(3.121) 
By again making use of the fact that xp(O) = -Xa, and substituting Xa back in equation 3.117, 
we obtain 
(3.122) 
Although this equation is of theoretical interest, it proved difficult to implement numerically. 
Since we know that xp(O) is the steady-state value of x(t) at the start of each cycle of ir, the 
steady solution can also be obtained by numerically integrating the system over one cycle of 
ir, with xp(O) as initial condition. 
To summarize, the steps to calculate the steady-state solution xp(t) are as follows: 
1. The behavior of the system is simulated over one cycle with initial condition x(O) = O. In 
practice this was done by numerically solving equation 3.80; using Euler's method. The 
solution is stored and the value of x(Tr) is extracted. 
2. At the same time the fundamental matrix q,(t) is calculated by using the methods of 
the previous section. Vector xp(O) is then calculated by making use of equation 3.12l. 
Using xp(O) as initial condition, equation 3.80 is then numerically solved over one cycle 
to obtain the steady-state solution. 
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Parameter Symbol Value 
Bus Capacitance Cd 30 mF 
Filter Inductance L 300 JlH 
Filter Capacitance C 200 JlF 
Parasitic Resistance R 0.01 n 
Load Resistance Rl In 
Bus bar Resistance Rb 1 mn 
Switching Frequency Is 1000 Hz 
Bus Supply Voltage Vb 1600 V 
Supply Voltage Vs 300 cos(27r . 50t) 
Table 3.3: Parameters of two-level series-stacked converter used in the simulations. 
3.2.5 Simulation results 
In this section the numerical techniques derived in the previous section are used to study the 
behavior of the two-level series-staked converter under a number of different conditions. First 
the transient behavior is studied. This is followed by a study of the steady-state analysis. 
Table 3.3 gives the converter parameters that will be used throughout this section, unless stated 
otherwise. 
3.2.5.1 Transient behavior 
In this section a number of simulations of the transient behavior of the two-level series-stacked 
converter are carried out. Only the solutions of the homogeneous part of equation 3.80 are 
studied. For this reason Vb and Vs are taken as zero. The techniques of section 3.2.4.4.1 are 
applied and were implemented in a Matlab program, which is given in Appendix B. 
Example 3.5 
In this example the same reference function as in example 3.2.3.1 is used: 
Ir(t) = 0.8 cos(27r . 50t) (3.123) 
Figure 3.18 shows the voltage and current waveforms. For current id the envelope formed 
by Vdo I¥-e-~ and -Vdo I¥-e-~ is shown, while the envelope formed by vdoe-~ and -vdoe-~ 
is shown for Vd. A comparison with Figure 3.8(e) reveals that id and Vd show almost exact 
agreement with the case of ordinary switching. Unlike with ordinary switching it, Vt, Vo and ib 
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Figure 3.18: Voltage and current waveforms of a two-level series-stacked converter during re-
balancing. 
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Figure 3.19: Energy dissipated in different resistors as functions of time. 
are no longer zero, but contain 'high-frequency' components as a result of the fact that St is 
no longer zero. Except for current ib these high-frequency components are relatively small and 
have little effect on the steady-state values of the respective voltages and currents. Practical 
converters will have inductance between the DC-bus and voltage source Vb, which will further 
attenuate the high-frequency currents flowing through Rb• 
One of the major differences between ordinary and interleaved switching is a slight decrease in 
the time constant T, associated with the rebalancing process, in the case of interleaved switching. 
This is in agreement with the theory. Time constant T equals 0.0996 s for interleaved switching, 
while T equals 0.1004 s for ordinary switching. It will soon be shown that at lower switching 
frequencies this difference in time constants is more significant. The reason for this is that 
at lower switching frequencies the ripple currents playa more significant role in the balancing 
mechanisms. 
Figure 3.19 shows the energy dissipated in the different resistors of the d and t circuit as a 
function of time. Table 3.4 shows the total energy dissipated in each of the resistors over the 
first 0.5 s and compares this with the initial energy stored in Cd. It is interesting to note that 
the second-most energy is dissipated in Rb. The fact that very little energy is dissipated in 
Rt shows that the ripple current through this resistor does not playa significant role in the 
balancing process. The main balancing mechanism is the 'low-frequency' current through Rd. 
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Parameter Value 
Total Energy Dissipated in Rd 37.17J 
Total Energy Dissipated in Rt OO.OOlJ 
Total Energy Dissipated in Rl 0.04J 
Total Energy Dissipated in Rb 0.12J 
Total Energy Dissipated 37.3 J 
Initial Stored Energy 37.5 J 
Table 3.4: Energy dissipated in the different resistors during the first 0.5 s. 
\ Ordinary switching 
, Inlerleaved switching \ Energy dissipated in Rd 
I Energy dissipated in RI 
0 ·06 '---"'100~----::'200':------::'-300:-----,-'-:400'-------:500:-'-::------:600~----::'700':------::-'600 
I Energy dissipated in other resistors 
~ ~'00~~200~~300--~400~=500~~~ ~~~~600 
C (I! F) C(I!F) 
(a) (b) 
Figure 3.20: Interleaved switching with is = 250Hz. (a) Time constant T as a function of C; 
(b) Energy dissipated in the different resistors over the first 0.5 s as functions of C. 
Example 3.6 
In this example the switching frequency is reduced to 250 Hz to study the effect of interleaved 
switching, and its interaction with the output filter , on the rebalancing properties. Figure 
3.20(a) shows time constant T as a function of the filter capacitance C. For ordinary switching 
this time constant is independent of C and is equal to 0.0999 s. Figure 3.20(b) shows the energy 
dissipated in the different d and t circuit resistors over the first 0.5 s as a function of C. Only 
the energy dissipated in Rd and Rl playa significant role in this example. 
Time constant T reaches a minimum for C equal to 350j.LF. At twice the switching frequency 
(equal to 500 Hz) IZ21 is close to its minimum value (see Figure 3.21) , while I~~~~ I is close to its 
maximum value (refer to Figure 3.15 for the definition of vd . This implies that the maximum 
power is being transferred to resistors Rd and RI . In this example the energy dissipated in 
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Figure 3.21: IZ21 and I ~~~~ I as functions of frequency for C=350/-lF . 
Rd is the most important balancing mechanism, with energy dissipated in Rl the second-most 
important. 
The undamped resonant frequency of Land C, with C = 350 /-IF, is 
1 fo = VW = 491 Hz. 2?T LC (3.124) 
Figure 3.22 shows id and Vd for ordinary and interleaved switching. The switching frequency is 
250 Hz and C = 350 /-IF. For ordinary switching time constant T = 0.10 s, while T = 0.66 s for 
interleaved switching. This difference in time constants can be observed in the results. 
Example 3.7 
In this example the non-sinusoidal reference function 
fr(t) = 0.5 cos(2?T . 50t) + 0.3 cos(2?T . 250t) + 0.1 cos(2?T . 350t) (3.125) 
of equation 3.41 is used. Figure 3.23 shows the results of the simulation. The main difference 
with the previous examples is a larger time constant T which is equal to 0.2 s compared to 0.1 s 
and smaller in the previous examples. This increase in T can be attributed to the smaller RMS 
value of the reference signal compared to the previous examples (0.35 compared to 0.64). 
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Figure 3.22: Voltage and current waveforms for ordinary and interleaved switching (C = 350 p,F 
and fs = 250 Hz) . 
3.2.5.2 Steady-state behavior 
In this section the numerical simulations based on the methods of section 3.2.4.4.2 are used to 
analyze the steady-state behavior of the two-level series-stacked converter. A Matlab program to 
implement the algorithms is presented in Appendix B. Throughout this section the parameters 
of Table 3.3 are used. Unlike in the previous section the bus voltage Vb is not set to zero but 
is equal to 1600 V. 
Example 3.8 
In this example the reference function 
fr(t) = 0.8 cos(211" . 50t) (3.126) 
is again used, while 
Vs = 300 cos(211" ·50t). (3.127) 
Figure 3.24 shows the results of the simulation over one 50 Hz cycle. All of the waveforms are 
periodic. Current id has a peak value of 300 A. The ripple in the DC-bus voltage Vt has a peak 
value of approximately 0.6 V, which is less than 0.01% of the total DC-bus voltage of 1600 V. 
The average values of id and Vd are 0.5 A and -0.4 V, respectively. This is very small compared 
to the values of Vb = 1600V and a peak output current it of 1000 A. These results are in 
agreement with the theory, which states that these average values should be approximately 
equal to zero. 
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Figure 3.23: Voltage and current waveforms with non-sinusoidal reference. 
124 
Stellenbosch University  https://scholar.sun.ac.za
1 .5.----~--~--~--~--~----~--~--~--~--~ 
300 
200 
0 .5 
100 
~ 0 
>"0 
-100 
-0.5 
- 200 
-1 
-300 
~,L-~~~~ __ ~ __ -L __ ~ __ ~ __ ~~ __ ~ __ ~~ 
o 0.002 0.004 0.006 0.008 0.01 0.012 0.014 0.016 0.018 0.02 
-1.5 L-__ ~ __ ~ __ --'-__ -'-__ --' ____ '-__ -'--__ -'-__ L!... __ -.J 
o 0.002 0.004 0.006 0.008 0 .01 0 .012 0.014 0.016 0.018 0 .02 
Time (s) Time(s) 
(a) (b) 
1600. 
-1500 
0 0.002 0.004 0.006 0.006 0.01 0.01 2 0.014 0.016 0.018 0.02 0.002 0.004 0.006 0.008 0.01 0.012 0.01 4 0.018 0.018 0.02 
Time(s) Time(s) 
(c) (d) 
800 
600 
400 
200 
~ 0 $ 
>0 
-200 
200 
~ 
-600 
-800 
0 0.002 0.004 0.006 0 .008 0.01 0.012 0.014 0.018 0.018 0.02 
-200 
0 0 .002 0.004 0.008 0.008 0.01 0.012 0.014 0.016 0.018 0.02 
Time(s) Time (s) 
(e) (f) 
Figure 3.24: Steady-state voltage and current waveforms for a two-level series-stacked converter 
under interleaved switching. 
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Example 3.9 
This example investigates the effect of high-frequency components of the reference signal on 
the steady-state behavior of the converter. The same parameters as in the previous example 
are used, but in this case the reference function contains a harmonic near twice the switching 
frequency. In this case ir is given by 
ir(t) = 0.8 cos(27r . 50t) + 0.1 cos(27r . 2050t). (3.128) 
Figure 3.25 shows the results of the simulation. 
The product ISd(W)St(w)1 is shown in Figure 3.25 (d). The largest components of ISd(W)St(W) I 
are at 50 Hz and around 2 kHz. This product is the major contributor to the numerator of 
equation 3.97, which predicts the average value of Vd. The average value of Vd in Figure 3.25(b) 
is 165 V, while calculation of the average value of Vd by means of equation 3.97 yielded a value 
of 132 V. It should, however, be noted that Vd contains a 100 Hz component, as well as some 
higher-frequency components which were not taken into account in the development of the 
theory. The average values of all the other voltages and currents are zero. (The largest average 
value is that of id which is equal to -0.04A.) 
It is interesting to note that the peak value of current id more than doubled as a result of the 
high-frequency term in the reference signal. 
Example 3.10 
In this final example the effect of a high-frequency component of the supply voltage on the 
steady-state behavior of the two-level series-stacked converter is evaluated. Due to the atten-
uation of high-frequency components of the supply current by the converter's output filter, a 
very large harmonic had to be used to see a significant effect on Vd. For this example vs(t) is 
given by 
300cos(27r ~ 50t) + 2000cos(27r· 2050t). (3.129) 
Although this signal is most unlikely to occur in practical situations, it was chosen to demon-
strate the theory. Figure 3.26 shows the results. The average value of Vd is 19.2 V. Calculation 
of the average value of Vd, by making use of equation 3.103, gave a value of 14.2 V. The differ-
ence can again be attributed to the fact that, during the theoretical analysis, it was assumed 
that Vd contained only a DC component. 
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Figure 3.25: Steady-state voltage and current waveforms for a two-level series-stacked converter 
under interleaved switching. 
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Figure 3.26: Steady-state voltage and current waveforms for a two-level series-stacked converter 
under interleaved switching. 
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Figure 3.27: Three-level series-stacked converter. 
3.3 Three-level series-stacked converters 
Figure 3.27 shows the three-level series-stacked converter which was introduced in Chapter 2 
and is repeated here for convenience. The converter topology is similar to that of the two-level 
series-stacked converter with the addition of an extra level. 
3.3.1 Basic circuit analysis 
In this section the differential equations describing the three-level series-stacked converter are 
derived. As in the case of the two-level series-stacked converter, d and t parameters are then 
introduced to study the balancing properties of the circuit. 
Figure 3.28 shows the equivalent circuit of the three-level series-stacked converter. The same 
assumptions and simplifications as for the two-level series-stacked converter are made. Let 81 
be the switching function of the top converter, 82 the switching function of the center converter 
and 83 the switching function of the bottom converter. The three-level series-stacked converter 
is described by the following system of differential equations: 
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Figure 3.28: Equivalent circuit of the three-level series-stacked converter used in the analysis. 
!fu R 0 0 h 0 0 1 21 0 dt -y; L -y; 
!fu. 0 R 0 0 II 0 1 22 0 dt -y; L -y; 
5fu. 0 0 R 0 0 !3. 1 23 0 dt -y; L -y; 
~ _.h.. 0 0 1 1 1 0 VI + ~ (3.130) dt Cd - RbCd - RbCd - RbCd RbCd 
ill!2. 0 _.ll. 0 I I I 0 V2 ~ dt Cd - RbCd - RbCd - RbCd RbCd 
~ 0 0 _.£a. I I I 0 V3 ~ dt Cd - RbCd - RbCd - RbCd RbCd 
~ I I I 0 0 0 I Vo -~ dt 3C 3C 3C -3RIC 3RIC 
To transform the original circuit to d and t parameters the following transformation matrix is 
introduced: 
[ ~ I ~~ 1 -2 D= I (3.131) 2 I 3 
This definition states that current i d1 and voltage Vdl are equal to half of the difference between 
currents il and i2 and voltages VI and V2, respectively. Similarly, current id2 and voltage Vd2 are 
equal to half of the difference between currents i2 and i3 and voltages V2 and V3, respectively. 
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Current it and voltage Vt are equal to one third of the sum of the three filter inductor currents 
and the three DC-bus capacitor voltages, respectively. 
The inverse transformation D- 1 is given by 
D-1 = ~ [ ~2 
-2 
2 
2 
-4 
The d and t switching functions, currents and voltages are given by 
Rewriting equation 3.130 in terms of the d and t parameters results in 
:i; = Ax + B, 
where 
R 0 0 St+Sa 2Sdl ~ 
-r L 3L L 
0 R 0 _ 2Sd2 St-Sa ~ 
-r 3L L L 
0 0 R 8Sdl + 4Sd2 4Sdl + 8Sd2 §..t. 
-r 9L 9L L 
A= _ St+Sa _ 2sd ) -~ 0 0 0 Cd 3Cd Cd 
2Sd2 
_ St-Sa -~ 0 0 0 3Cd Cd Cd 
8Sdl + 4Sd2 4Sdl + 8Sd2 _.!!..L 0 0 3 9Cd 9Cd Cd - RbCd 
0 0 1 0 0 0 C 
and 
'ldl 0 
'ld2 0 
'It 0 
2 
Sa = 3(Sd1 + Sd2)' x= Vdl and B= 0 
Vd2 0 
Vt ---.!:'L RbCd 
Vo -~ 3RlC 
(3.132) 
(3.133) 
(3.134) 
0 
0 
1 
-L 
0 (3.135) 
0 
0 
1 
- 3RIC 
(3.136) 
Figure 3.29 shows the equivalent circuit of the three-level series-stacked converter in terms of 
the d and t voltages, currents and switching functions. Unlike in the case of the two-level 
series-stacked converter, the equivalent circuit cannot be modeled by passive elements and two-
port switching circuits only, but includes a number of controlled voltage and current sources. 
Despite several attempts, a linear transformation to d and t parameters that resulted in a 
simpler transformed equivalent circuit could not be found. 
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R L 
i ial ---
1 
+ ldl (~ +2/3id2)Sdl Vdl St + Sa 
Cd 
+ 
(Vt+2/3V d2)Sdl 
R L 
i ia2 ---+ 
(it-2/3idl)Sd2 Vd2 St - sa 1d2 
Cd 
+ 
(Vt-2/3V dl )sd2 
R L 3R1 
It + 
Cd 
St Vo 
" 1(8sd1 +4sd2)idl /9 V dl (8sd1 +4sd2)/9 V d2(4sd1 +8sd2)/9 
Figure 3.29: Three-level series-stacked converter in terms of d and t parameters. 
3.3.2 Ordinary switching 
Throughout this section it is assumed that the same switching functions are applied to all three 
levels of the three-level series-stacked converter. This means that 8 := 81 = 82 = 83, which 
implies that 8dl = 8d2 = 0 and 8t = 8. As for the two-level series-stacked converter, this results 
in independent systems of differential equations, given by: 
where 
for k = 1, 2; and 
where 
[
it 1 [ -~ Xt = Vt , At = - Cd 
1 
Va C 
s 
L 
3 
- RbCd 
o 
(3.137) 
A = [-¥ f 1 d _-L 0 ' 
Cd 
(3.138) 
(3.139) 
-~tl (3.140) 
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Figure 3.30: Three-level ordinary switching d and t circuits. 
Figure 3.30 shows the three independent circuits. The voltages and currents of the three-level 
series-stacked converter are balanced when all the d voltages and currents are equal to zero. As 
for the two-level series-stacked converter under ordinary switching, the t circuit is independent 
of the d circuits. This implies that unbalance in the converter does not affect the output voltage 
or current waveforms, nor does the output voltage or current have an effect on the balancing 
properties of the converter. 
The two d circuits are identical to the d circuit of the two-level series-stacked converter studied 
in section 3.2.3 and the theory developed in that case can be applied directly to the current 
analysis. The following is a short summary of the theory of section 3.2.3 as it applies to the 
three-level series-stacked converter: 
1. A Liapunov argument shows that the two d circuits are stable and that the voltages and 
currents of the two d circuits are equal to zero in the steady state. The energy stored 
in a particular d circuit is dissipated in the parasitic resistor R of that circuit. The rate 
of rebalancing depends on the RMS value of the d circuit currents i d1 and i d2 • These 
currents can be split into two components namely a 'low-frequency' component and a 
'ripple' component. The ripple component increases with decreasing switching frequency, 
while the low-frequency component depends mainly on the reference function fro 
2. The exact behavior of the balancing mechanisms of each d circuit can be studied by 
making use of Floquet's theorem. The first step in applying this theory is to calculate 
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the d circuit fU'ndamental matrix given by equation 3.16 
(3.141) 
The fundamental matrices of the two d circuits are identical. Hence, the balancing time 
constants of the two circuits are equal and independent of the initial conditions. 
3. If al and a2 are the eigenvalues of M = <I>(Tr), then 
(3.142) 
is the time constant of the balancing process. The value of T is highly dependent on the 
reference function fr and T may range from ~ to infinity. In general T decreases as the 
switching frequency decreases for a particular reference signal fro 
4. The fundamental matrix <I>(t) can be used to simulate the exact behavior of the dcircuits 
over time. 
5. The design guideline 
(3.143) 
also applies in the case of the three-level series-stacked converter. Choosing the values of 
Cd and L according to this guideline will greatly reduce the oscillations in the DC-bus 
voltages following a perturbation. 
Example 3.11 
In this example the reference signal 
fr(t) = 0.7 cos(27r . 50t) + 0.2 cos(27r . 150t) + 0.1 cos(27r . 550t) (3.144) 
is applied to a three-level series-stacked converter under ordinary unipolar switching. Table 3.5 
gives the converter parameters. 
For the results of Figure 3.31 Cd = 30 mF, while Cd = 2 mF for the results of Figure 3.32. 
Time constant T = 0.12 s for Cd = 30 mF, while T = 0.06 s for Cd = 2 mF. For Figure 3.31 
the value of Cd is significantly larger than the value of 3.4 mF given by equation 3.143. The 
envelope formed by 
t t 
Vdoe-:; and - Vdoe-:; (3.145) 
is shown for the d voltages. 
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Figure 3.31: Voltage waveforms for a three-level series-stacked converter under ordinary unipo-
lar switching with Cd = 30 mF. 
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Parameter Symbol Value 
Filter Inductance L 300 pH 
Parasitic Resistance R 0.01 n 
Switching Frequency fs 1000 Hz 
Initial Inductor Current 1 ZdlO 1000 A 
Initial Inductor Current 2 Zd20 900 A 
Initial Inductor Current 3 Zd30 800 A 
Initial Capacitor Voltage 1 Vdl O 900 V 
Initial Capacitor Voltage 2 Vd20 600 V 
Initial Capacitor Voltage 3 Vd30 900 V 
Total DC-bus Voltage Vb 2400 V 
Table 3.5: Parameters of a three-level series-stacked converter. 
The most important difference between the results of the two figures is the large oscillations 
in the DC-bus voltage for Cd = 2 mF. This leads to increased voltage stresses on the switches 
of converter 2. For Cd = 30 mF, the maximum bus voltage is equal to 900 V (for converters 
1 and 3), while the maximum bus voltage increased to 960 V (for converter 2) when Cd was 
decreased to 2 mF. 
3.3.3 Interleaved switching 
In this. section the effect of interleaved switching on the behavior of the three-level series-stacked 
converter is investigated. The state-space averaging technique at the beginning of section 3.2.4.3 
can also be applied to the three-level series-stacked converter. The details of this process are 
identical to those followed in section 3.2.4.3 and will not be repeated here. The main conclusion 
of this analysis is that at high switching frequencies, the behavior of the three-level series-
stacked converter under interleaved switching closely approximates its behavior under ordinary 
switching. It also gives an indication that the difference between ordinary and interleaved 
switching lies in the effect of the high-frequency ripple currents and voltages. 
3.3.3.1 Harmonics of three-level interleaved PWM 
In this section the techniques of sections 3.2.4.1 and 3.2.4.2 are adapted in order to study the 
harmonics of the switching functions for three-level interleaved switching. As in the case of the 
two-level series-stacked converter only unipolar switching with natural sampled double-edge 
modulation is considered. It is again assumed that the switching frequency Ws is an integer 
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Figure 3.32: Voltage waveforms for a three-level series-stacked converter under ordinary unipo-
lar switching with Cd = 2 mF. 
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Figure 3.33: Three-dimensional representation of three-level interleaved switching with unipolar 
modulation. 
multiple of the frequency Wr of the reference signal. 
For three-level interleaved switching the carrier signals of the three converters are phase shifted 
by ~ radians. (Recall that unipolar modulation effectively doubles the switching frequency.) 
By adapting the arguments of section 3.2.4.2, this gives rise to three lines in the TOH-plane, 
given by 
(3.146) 
associated with switching functions 81, 82 and 83 respectively. Figure 3.33 shows these three 
lines. Recall that Figure 3.33 extends periodically along the t and h axes. 
The three switching functions 81, 82 and 83 are given by 
(3.147) 
where function F was defined in equation 3.56. 
Substituting these three equations into equation 3.58 results in 
1 00 00 
81 (t) = 2" Aoo + L (Aon cos nwrt + BOn sin nwrt) + L (Amo cos 2mwst + Bmo sin 2mwst) 
n=l m=1 
00 ±oo 
+ L L (Amn cos (2mwst + nwrt) + Bmn sin(2mwst + nwrt)) , (3.148) 
m=1n=±1 
138 
Stellenbosch University  https://scholar.sun.ac.za
1 00 
"2Aoo + L (Aoncosnwrt + Bonsinnwrt) 
n=l 
+ f (Amo cos(2mwst - 27r m) + Bmo sin(2mwst _ 27r m») 
m=l 3 3 
00 ±oo (27r 27r) + L L Amn cos(2mwst - -m + nwrt) + Bmn sin(2mwst - 3 m + nWrt) 
m=ln=±l 3 
(3.149) 
and 
1 00 
"2 Aoo + L (Aon cos nWr t + Bon sin nWr t) 
n=l 
+ f (Amo cos(2mwst + 27r m) + Bmo sin(2mwst + 27r m») 
m=l 3 3 
00 ±oo (27r 27r) + L L Amn cos(2mwst + -m + nWrt) + Bmn sin(2mwst + -m + nwrt) . 
m=l n=±l 3 3 
(3.150) 
It is important to note that 
and 
sin(2rnw,t - 2; m + """t) = { 
cos(2mwst + nwrt) 
cos(2mwst - 2; + nwrt) 
cos(2mwst + 2; + nWrt) 
sin(2mwst + nWrt) 
sin(2mwst - 2; + nWrt) 
sin(2mwst + 2; + nWrt) 
where k = 0,1,2, .... 
Furthermore, for these values of k, 
and 
cos(2mwst + nwrt) 
cos(2mwst + 2; + nwrt) 
cos(2mwst - 2; + nWrt) 
{ 
sin(2mwst + nWrt) 
sin(2mwst + 2; m + nWrt) = sin(2mwst + 2; + nWrt) 
sin(2mwst - 2; + nWrt) 
if m = 3k 
if m = 3k + 1 
if m = 3k + 2 
ifm = 3k 
ifm = 3k + 1 
ifm = 3k + 2, 
ifm = 3k 
if m = 3k+ 1 
if m = 3k+ 2 
if m = 3k 
if m = 3k + 1 
if m = 3k + 2. 
(3.151) 
(3.152) 
(3.153) 
(3.154) 
Recall that it is assumed throughout this chapter that the switching frequency is chosen high 
enough with respect to the highest frequency component of the reference function in that 
harmonics of the clusters associated with different values of m do not overlap. 
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Based on this assumption, the Fourier series components of 81(t), 82(t) and 83(t) can be sepa-
rated into three groups consisting of different clusters of harmonics. Harmonics of type zero, of 
a particular switching function, are the set of all Fourier series components for which m = 3k. 
Similarly, harmonics of type one and type two are the set of Fourier series components for which 
m = 3k + 1 and m = 3k + 2, respectively. 
Let w = 2mws + nWr 2:: 0 in the following discussion. The following observations concerning 
the Fourier series components and the Fourier transform of 81, 82 and 82 can be made: 
1. The harmonics of type zero of the three switching functions 81, 82 and 83' are equal in 
magnitude and phase. In terms of the Fourier transform of 81, 82 and 83, this implies that 
(3.155) 
and 
(3.156) 
if m = 3k. 
2. For harmonics of type one the Fourier series components of 82 lag those of 81 by 2; 
radians, while the Fourier series components of 83 lead those of 81 by 2; radians. In terms 
of the Fourier transform, this implies that 
(3.157) 
and 
(3.158) 
if m = 3k + 1. 
3. Finally, for the harmonics of type two the Fourier series components of 82 lead those of 
81 by 2; radians, while the Fourier series components of 83 lag those of 81 by 2; radians. 
In terms of the Fourier transform, this implies that 
(3.159) 
and 
(3.160) 
ifm = 3k + 2. 
As a result of these observations, we deduce that the Fourier series components of the d and t 
switching functions have the following properties: 
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1. Switching function 8t = l(81 +82+83) contains only Fourier series components of type zero. 
The Fourier series components of 8t are equal to the type zero Fourier series components 
of 81. This implies that 8t contains the frequency components of the reference function as 
well as the switching harmonics of 81 around integer multiples of six times the switching 
frequency WS. 
2. Switching functions 8dl = ~(81 - 82) and 8d2 = ~(82 - 83) consist of harmonics of types 
one and two. Furthermore, 
and 
3.3.3.2 Qualitative analysis 
if m = 3k+1 
ifm = 3k+2 
if m = 3k+1 
if m = 3k+2. 
(3.161) 
(3.162) 
In this section the same techniques as used in the qualitative analysis of the two-level series-
stacked converter are applied to study the steady-state behavior of the three-level series-stacked 
converter. Although the underlying methods are the same, the theory becomes somewhat more 
involved. 
3.3.3.2.1 Steady-state analysis 
As for the two-level series-stacked converter, only the case where the bus capacitance Cd is 
'large' is studied analytically. It is thus assumed that voltages Vdl' Vd2 and Vt are constant 
and contain only DC components with negligible high-frequency components. These DC-bus 
voltages will be denoted by Vdll Vd2 and yt, respectively. 
To study the effect of yt on Vdl and Vd2 it is assumed that the supply voltage Vs is zero. Refer 
to Figure 3.34 for the definition of impedances Z1, Z2 and Z3. 
By making use of the d and t circuits of Figure 3.29, the following relations are derived: 
2Sd] (w) 
3Zl(W) 
St(W)'-Sa(W) 
Zl(W) 
4Sd] (W)+SSd2 (W) 
9Z2(W) 
The matrix in this expression can be factored in the following way: 
[ 
St{W}+Sa{W} 2Sd] (W) ~l Zl(W) 3Zl(W) Zl(W) - 2Sd2(W) St{W}-Sa{W} Sd2 (W) =ZG, 3Zl(W) Zl(W) Zl(W) 
SSd] (W)+4Sd2 (w) 4Sd] (W)+SSd2 (W) St{w} 
9Z2(W) 9Z2(W) Z2(W) 
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Figure 3.34: Definition of ZI, Z2 and Z3 for the three-level series-stacked converter. 
where Z and G are given by 
[ 
Zl(W) 0 
Z = 0 Zl(W) 
o 0 jW) 1 
Furthermore, matrix Z can be written in the form 
2Sd) (w) 
3 
St(W) - Sa(W) 
4Sd) (W)+8Sd2 (w) 
9 
1 1 
Z(W) = Zl(w)L1 + Z2(w)L2, 
where 
U 
0 ~ 1 [ ~ 0 n L1 = 1 and L2 = 0 0 0 
(3.166) 
(3.167) 
The next step in the analysis is to split the switching functions of matrix G into different 
frequency components. Based on the remarks of the previous section, the Fourier transform 
Sdl (w), of switching function Sdl' can be written in the form 
(3.168) 
where Sdll (w) are the harmonic components of Sdl (w) of type one and Sd12 (w) are the harmonic 
components of Sdl (w) of type two. Presenting Sd2 (w) in the same way results in 
(3.169) 
Furthermore, by equations 3.161 and 3.162 
(3.170) 
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and 
if W ~ 0 
if W < O. 
(3.171) 
By making use of these decompositions of the switching functions and the fact that Sa(w) = 
~ (Sdl (w) + Sd2 (w», it follows that 
G(W)={ NSdll(W) + NSdl2 (W) +13St(w) if w~O (3.172) 
NSdll(W)+NSdl2(w)+13St(W) if w<O, 
where 
N= 
and 13 is the identity 3 x 3 matrix. 
1 
-~ e 3 
o 
(3.173) 
The next step is to calculate currents 1al (w), 1a2 (w) and 1at (w) (see Figure 3.29 for the definition 
of these currents.). By again making use of the d and t circuits of Figure 3.29, it follows that 
[
1al(W)] [St(W)+Sa(W) 2S
d
A(W) Sdl(W)] [1dl(W)] [ ° ] 
1a2 (w) = -2S~2(W) St(w) - Sa(w) Sd2 (w) * 1d2 (w) + 0 . 
1at(w) 8Sdl(W)~4Sd2(W) 4Sdl(W)~8Sd2(W) St(w) 1t(w) vtRbVb 
(3.174) 
Note that multiplication has been replaced by frequency domain convolution in this equation. 
Equation 3.174 can be rewritten in the form 
(3.175) 
By making use of equations 3.163 and 3.164, 
(3.176) 
By applying the definition of the convolution integral and making use of the fact that the 
switching functions have no DC components, it follows that 
(G * (ZG»(w)lw=o 
= 2~ i: cm-Z(~)G(~) d~ 
= 2~ 1000 (NSdll (~) + NS;;;(~) + hSt(~») Z(~) (NSdll (~) + NSdl2 (~) + 13St(~») df. 
+ 2~ iOoo (NSdll (0 + NSdl2 (f.) + 13St(~») Z(~) (NSdll (~) + NSdl2 (f.) + 13St(~») d~ 
(3.177) 
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Based on the assumptions of the previous section, the contribution of all the following terms is 
negligible and will be ignored: 
J~oo Sdl1 (~)Sd12 (~) d~ 
J~oo Sd12 (~)Sdl1 (~) d~ 
J~oo St(~)Sdl1 (~) d~ 
J~oo Sdl1 (~)Sd12 (~) d~ 
J~oo Sd12 (~)Sdll (~) d~ 
J~oo St(~)Sdl1 (~) d~ 
J~oo Sdl1 (~)St(~) d~ 
J~oo Sd12 (~)St(~) d~ 
J~oo St(~)Sd12 (~) d~ 
J~oo Sdl1 (~)St(~) d~ 
J~oo Sd12(~)St(~) d~ 
J~ St(~)Sd12 (~) d~. 
By making use of this observation, equation 3.177 can be written as 
(3.178) 
~ roo (NZ(f,,)N ISdll (~)12 + NZ(~)N ISd12(~)12 + Z(~) ISt(~)12) d~ 27f 10 
+ 2~ [0
00 
(NZ(~)N ISdl1 (~)12 + NZ(~)N ISd12(~)12 + Z(~) ISt(~)12) d~. 
(3.179) 
Based on equation 3.166, Z(~) can be decomposed in terms of L1 and L2 , resulting in 
(G * (ZG))(w)lw=o = 
(3.180) 
Calculating the different matrices in the above expression results in 
_ [HI:;?) 4 . n, 3..;3J NL1N= -3..;3J £(1--L) 3 ..;3 
0 0 
(3.181) 
[ H1+ +.) 4 . n, 3..;3J - 4 . £(1--L) NL2N= --J 3..;3 3 ..;3 
0 0 
(3.182) 
[a(l_i) 4 . ~l' 3 ..;3 -3..;3J NL2N= 3~j ~(1+7s) 0 (3.183) 
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and 
(3.184) 
Define matrix P by 
(3.185) 
Then P is given by 
(3.186) 
From equations 3.175 and 3.176 and the fact that the average values of i a1 and iaz are zero in 
the steady state, it follows that 
(3.187) 
where constants k and l are given by 
k = 
and 
(3.189) 
Note that since the real parts of impedances ZI and Z2 are positive, the real part of k is positive. 
Also note that constant l is real and positive. 
Define the complex number a + jj3 by 
According to equation 3.187 
eCt+jfj = '5.-l . (3.190) 
(3.191) 
After some trigonometric manipulations, this gives rise to the following set of equations: 
TT • j3 V3 TT j3 ITT • j3 3V3TT Vdl sIn + - vdz cos + - vdz sm + -8- Vdz 2 2 eCt =0 (3.192) 
V3 TT j3 ITT • j3 TT • j3 3V3TT 
- Vdl cos - -2 Vdl SIn - vdz sm + -8- Vdl 2 eCt = O. (3.193) 
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Multiplying equation 3.192 by Vdll equation 3.193 by Vd2 and subtracting the two, results in 
(3.194) 
The following two possibilities have to be considered: 
1. If sin,B =I- 0 then 
(3.195) 
The only solution of this equation for which both Vd1 and Vd2 are real is Vd1 = Vd2 = O. 
2. If sin,B = 0, then since cos,B is positive (according to the remarks above), it follows from 
equation 3.193 that Vd1 = 0, while it follows from 3.192 that Vd2 = O. 
This proves that the DC-bus voltages are balanced in the steady state, under the assumptions 
of the previous section. 
In the remainder of this section the effect of the supply voltage on the steady;...state bus voltages 
are studied. It is assumed that the supply voltage is also periodic with frequency W r . This 
leads to the following small modifications to the theory developed so far in this section: 
1. When taking the effect of Vs(w) into account, equation 3.163 is replaced by 
2Sd1 (w) 
3Z1(W) 
St(W)-Sa(W) 
Zl(W) 
4Sd] (W)+8Sd2 (W) 
9Z2(W) 
2. This leads to the following modification to equation 3.176: 
Furthermore, for w = 0, 
G* 0 
[  1 Vs(W) 
Z3(W) 
(3.196) 
(3.197) 
(3.198) 
If all the harmonic components of the supply voltage Vs are significantly lower in frequency 
than twice the switching frequency, then only the fat (w) term in equation 3.175 is affected. 
Since this term plays no further role in the development of the theory, it is evident that 
Vd1 = Vd2 = 0 in this case as well. 
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To summarize: the DC-bus voltages of the three-level series-stacked converter will balance in 
the steady state if the following two conditions are satisfied: 
1. The switching "frequency is chosen so as to be significantly higher than the highest fre-
quency harmonic of the reference function. 
2. The supply voltage does not contain any harmonics near two times the switching frequency 
or higher. 
These are exactly the same steady-state balancing requirements as for the two-level series-
stacked converter. It should, however, be noted that these are sufficient conditions for the 
bus voltage to balance. It is possible to find special situations where the DC-bus voltages will 
balance even though one or both of these conditions are violated. 
3.3.3.2.2 Transient analysis 
The aim of this section is to show that the three-level series-stacked converter rebalances faster 
under interleaved switching than under ordinary switching following a perturbation. As for 
the two-level series-stacked converter, only the case where the bus capacitance Cd is 'large' is 
studied. It is thus assumed that DC-bus voltages Vdl' Vd2 and Vt are constant over a number 
of cycles of the reference signal fro Moreover, it is assumed that the bus voltages change so 
slowly, compared to the dynamics of the system, that the converter voltages and currents are 
essentially in the steady state. 
Since only the homogeneous part of equation 3.134 is studied for voltage sources, Vb and Vs are 
taken as zero. In practical converters the bus resistance Rb is small and hence it is assumed 
that Vt is equal to zero. Furthermore, since the principle of superposition applies to the solution 
of the homogeneous part of 3.134, the initial value of Vd2 is taken as zero, while the decay of Vdl 
is studied. Based on the fact that at high switching frequencies the behavior of the converter 
under interleaved switching closely approximates that under ordinary switching, it is assumed 
that Vd2 is small throughout the rebalancing process. For this reason it is assumed that Vd2 = o. 
This assumption will later be confirmed through simulation. 
The steps followed in the analysis are essentially the same as for the two-level series-stacked 
converter. The details of the analysis are, however, somewhat more complicated. As a first 
step, the losses in the parasitic resistors under ordinary switching are studied. In the case of 
ordinary switching 3t = 31, while 3dl = 3d2 = o. Recall that under ordinary switching the 
voltages and currents in the d2 and t circuits remain zero. By Parseval's identity the average 
power dissipated in resistor R of the d1 circuit is given by 
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(3.199) 
The next step is to calculate the total losses in the parasitic resistances under interleaved 
switching. These are given by 
(3.200) 
Since Vd2 = 0 and vt = 0, it follows from equation 3.163 that 
Idl(W) St(w) + Sa(W) V; Zl(W) dl (3.201) 
Id2 (w) 2Sd2 (W) V; 
- 3Z1(w) dl (3.202) 
It(w) 8Sd1 (W) + 4Sd2(W) V; 9Z2 (w) dl· (3.203) 
By making use of the frequency domain decompositions of the previous section, it follows that 
(3.204) 
(3.205) 
It(w) (3.206) 
if W ?:: 0, while 
(3.207) 
(3.208) 
It(w) (3.209) 
if w < o. 
From equation 3.200 and by neglecting terms from 3.178, it follows that 
~ntrl 
(3.210) 
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The Fourier transform S1 (w), of switching function 81, can also be written in the form 
(3.211) 
where Sl1(W) are the harmonic components of type one and S12(W) are the harmonic components 
of type two. Furthermore, 
1 Sdu (w) = 2 (Sn(w) - S21(W)) (3.212) 
and by equations 3.157 and 3.158 
S (w) = { S11(w)e -;7r i if w ~ ° 
21 S ( ) ~ 11 W e 3 if w < 0, (3.213) 
from which it follows that 
. (3.214) 
By the same argument 
2 3 2 ISd12 (w)1 = 4IS12(W)1 . (3.215) 
It now follows from equation 3.210 that 
(3.216) 
As in the case of the two-level series-stacked converter IZ2(W)1 :::; IZ1(W)1 over the frequency 
domain in question (see Figure 3.17). This implies that 
(3.217) 
Finally, by again neglecting the orthogonal terms, it follows that 
which proves that Pintrl ~ Pord. 
149 
Stellenbosch University  https://scholar.sun.ac.za
This shows that the DC-bus voltages of the three-level series-stacked converter rebalances more 
quickly under interleaved switching than under ordinary switching. 
As for the two-level series-stacked converter there are also other balancing mechanisms that 
playa role in rebalancing when interleaved switching is applied. Recall that these include: 
1. Losses in the bus resistance Rb due to ripple currents; 
2. Losses in the load due to harmonics associated with Sdl and Sd2 propagating to the load. 
3.3.4 Quantitative analysis 
The quantitative analysis of the three-level series-stacked converter is almost identical to that 
of the two-level series-stacked converter presented in section 3.2.4.4. One difference is that for 
the three-level series-stacked converter matrix M (see equation 3.112) has seven eigenvalues 
aI, a2, ... a7. For most practical three-level series-stacked converters the time constant associ-
ated with the DC-bus rebalancing is the largest. Hence 
7 = max (71, 72, ... , 77) , (3.219) 
where 
Tr 
7i = - Re(log(ai)' for i = 1, ... , 7 (3.220) 
is the time constant associated with the DC-bus rebalancing process. Recall that Tr is the 
period of the reference function. Furthermore, by [7], theorem 9.5, 
1 1 1 R 3 1 
- + - + ... + - = -trace (A) = 3-+ -- + --. 
71 72 77 L RbCd 3RlC 
(3.221) 
For the steady-state analysis exactly the same steps as given in section 3.2.4.4 are followed. To 
summarize: 
1. The behavior of the three-level series-stacked converter is simulated over one cycle of the 
reference function with initial condition x(O) = O. The solution is stored and the value of 
x(Tr) is extracted. 
2. At the same time the fundamental matrix <I>(t) is calculated. Vector xp(O) is then calcu-
lated by making use of equation 3.121. Using xp(O) as initial condition, equation 3.80 is 
solved numerically over one cycle of fr(t) to obtain the steady-state solution. 
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Parameter Symbol Value 
Bus Capacitance Cd 30 mF 
Filter Inductance L 300 j.tH 
Filter Capacitance C 200 j.tF 
Parasitic Resistance R 0.01 n 
Load Resistance Rl 1n 
Bus bar Resistance Rb 1 mn 
Switching Frequency Is 1000 Hz 
DC-bus Supply Voltage Vb 2400 V 
Supply Voltage Vs 300 cos (21T . 50t) 
Table 3.6: Parameters of the three-level series-stacked converter used in the simulations. 
3.3.5 Simulation results 
In this section numerical simulations are used to study the behavior of the three-level series-
stacked converter under interleaved switching. All the simulations are based on the numerical 
techniques derived in this chapter. 
The converter parameters are given in Table 3.6. Unless stated otherwise these converter 
parameters will be used throughout the remainder of this chapter. They are almost identical 
to those of the two-level series-stacked converter given in Table 3.3. The only difference is that 
for the three-level series-stacked converter the total DC-bus voltage Vb is increased from 1600 V 
to 2400 V. The reference function 
fr(t) = 0.7 COS(21T . 50t) + 0.2 COS(21T . 150t) (3.222) 
is used throughout. 
As a first step the transient behavior of the three-level series-stacked converter is analyzed. It 
is shown that the converter rebalances faster under interleaved switching than under ordinary 
switching, as predicted by the theory. It is further shown that the time constant T associated 
'with the balancing process decreases with decreasing switching frequency. 
In the second part of this section the steady-state behavior of the three-level series-stacked 
converter is studied. It is shown that the different capacitor voltages and inductor currents 
balance in the steady state if the theoretical balancing conditions are adhered to. Finally, some 
of the implications of using a digital controller to generate the PWM switching functions are 
studied through simulation. 
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Parameter Symbol Value 
Initial Inductor Current 1 i d1 (0) 50 A 
Initial Inductor Current 2 id2 (0) OA 
Initial Inductor Current 3 it(O) OA 
Initial Capacitor Voltage 1 Vdl (0) 100 V 
Initial Capacitor Voltage 2 Vd2 (0) 50 V 
Initial Capacitor Voltage 3 Vt(O) OV 
Initial Output Voltage vo(O) OV 
Table 3.7: Initial conditions used in the simulations. 
3.3.5.1 Transient analysis 
In this section the transient behavior of the three-level series-stacked converter under interleaved 
switching is studied. Recall that only solutions of the homogeneous part of equation 3.134 are 
studied and that Vb and Vs are taken as zero. 
Example 3.12 
In this example the rebalancing process of the three-level series-stacked converter under inter-
leaved switching is studied. Table 3.7 gives the initial conditions. 
Figure 3.35 shows currents idl' id2 and it and voltages Vdl' Vd2 and Vt. The theoretical envelopes 
associated with the rebalancing process are shown for voltages Vdl and Vd2' Time constant T 
associated with the rebalancing process equals 0.12 s. Note that current it and voltage Vo are 
relatively small compared to i d1 , i d2 , Vdl and Vd2' Recall that these waveforms can be seen as 
the effect of unbalance on the steady-state values of it and Vo. 
Example 3.13 
In this example the rebalancing of the three-level series-stacked converter under interleaved 
switching is compared to that tinder ordinary switching. The same parameters as in the previous 
example are used, but the switching frequency is decreased to 250 Hz. At a switching frequency 
of 1 kHz the difference between the rebalancing properties of the two cases is very small. 
Figure 3.36 shows the results of the simulation. Time constant T is equal to 0.12 s for ordinary 
switching and decreases to 0.10 s for interleaved switching. This decrease in time constant can 
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Figure 3.35: Voltage and current waveforms of a three-level series-stacked converter during 
re balancing. 
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Figure 3.36: Comparison of the rebalancing of a three-level series-stacked converter under 
ordinary and interleaved switching. 
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Figure 3.37: Effect of Vdl on Vd2 and i d2 during the rebalancing process. 
mainly be attributed to energy being dissipated in the load resistance. Also note that, compared 
to the previous example, T decreased from 0.12 s to 0.10 s under interleaved switching due to 
the decrease in switching frequency from 1000 Hz to 250 Hz. 
Example 3.14 
In this example it is shown that voltage Vdl has little effect on Vd2 and id2 during the rebal-
ancing process. This was mentioned in the theoretical analysis of section 3.3.3.2.2 and requires 
verification. 
The same converter parameters as in the first example of this section are used, but with different 
initial conditions. In this example all initial conditions are zero except for voltage Vdl which is 
equal to 100 V. 
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Figure 3.37 shows the results of the simulation. The peak magnitude of current id2 is 12.5 A, 
compared to 600 A for i d1 , while the peak magnitude of Vd2 is 0.9 V compared to 100 V for Vdl' 
This confirms the assumptions made in the theoretical analysis. 
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3.3.5.2 Steady-state analysis 
Example 3.15 
The aim of this example is to show that the DC-bus voltages of the three-level series-stacked 
converter are balanced in the steady state if the reference function and the supply voltage do 
not contain any frequency components near or above the switching frequency. The simulation 
parameters are the same as mentioned at the beginning of this section. 
Figure 3.38 shows the results of the simulation. Note that voltages Vdl and Vd2 are small 
compared to currents i d1 and id2. This is a result of the phase difference in the ripple currents 
of the three filter inductors. The average values of all the voltages and currents shown in Figure 
3.38 are small. The largest average value is that of i d1 which is equal to -1.2 A. This can be 
attributed to inaccuracies associated with the numerical integration process. 
Example 3.16 
At high power levels the total cost of the converter, filter components and injection trans-
former justifies the use of a high-performance digital controller. In this example some of the 
consequences of using a digital controller are studied. 
The converter control algorithm typically consists of an inner-loop current controller and an 
outer-loop voltage controller. The output of the control algorithm is a reference signal that is 
used as input for a pulse width modulator. This pulse width modulator may be implemented 
through standard analog circuitry or through the use of high-frequency digital counters. One 
of the key features of the digital controller is the fact that this reference function can only be 
updated at discrete time intervals. The duration of these time intervals is limited by the speed 
of the controller and the complexity of the control algorithm. To prevent multiple crossings 
between the carrier and reference functions, the reference function is usually updated once or 
twice per switching period. 
A simplified model of the digital modulation strategy that will be applied to the practical 
converter (see Chapter 4) is shown in Figure 3.39. To simplify the analysis the output of 
the control algorithm is modeled as a continuous reference function !r(t), which is sampled at 
discrete time intervals. The reference function !r(t) is applied to three sample and hold registers. 
The output of each sample and hold register serves as input to a pulse width modulator. 
Based on the theory of section 3.3.3.1, the three triangular carrier functions of the three PWM 
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Figure 3.39: Simplified model of digital pulse width modulation. 
modulators are phase shifted by ~ radians. The sample and hold register associated with a 
particular PWM modulator is synchronized to its triangular carrier and fr(t) is sampled at 
every zero crossing of the carrier signal. It is well-known that the sample and hold register 
introduces harmonics around integer multiples of the sampling frequency which is equal to 
twice the switching frequency. 
Figure 3.40 shows the Fourier transforms of the different switching functions resulting from 
this modulation strategy. The following observations concerning the Fourier transforms of the 
switching functions can be made from these results: 
1. The magnitudes of Sl(W), S2(W) and S3(W) are equal and contain harmonics of type zero, 
one and two. 
2. The magnitudes of Sdl (w) and Sd2(W) are also equal and contain harmonics of type one 
and two, but not of type zero. 
3. St(w) contains only harmonics of type zero. 
According to the theory these three properties guarantee balanced capacitor voltages in the 
steady state. 
Although these properties were formally proven for a continuous reference function applied 
to an analog PWM modulator, it is important to note that they also hold in this example. 
A formal proof that these properties are in general true when using the digital modulation 
strategy could not be found. The properties were, however, verified for a number of different 
reference functions and are believed to be true in general. 
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Figure 3.40: Harmonics of the different switching functions. 
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Figure 3.41: Steady-state voltage and current waveforms of a three-level series-stacked converter 
with a digital controller. 
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Figure 3.41 shows the steady-state voltage and current waveforms. These agree almost exactly 
with the results of Figure 3.38, which shows that the digital controller has little effect on the 
steady-state behavior of the three-level series-stacked converter. 
3.4 Summary 
The aim of this chapter was to study the balancing properties of two and three-level series-
stacked converters by making use of basic circui~ theory and the theory of systems of linear 
differential equations. The original circuits were transformed to the so-called d and t circuits. 
This facilitates the analysis of the balancing properties. 
In the first part of the analysis the behavior of the series-stacked converter under ordinary 
switching was studied. By making use of a Liapunov function it was shown that the converter 
is stable under all operating conditions. The DC-bus balancing is due to energy being dissipated 
through parasitic losses. These losses can be separated in two different components: 
1. Losses due to the 'low-frequency fundamental' currents in the d circuit. This component 
depends mainly on the reference signal. 
2. Losses due to ripple current. This component depends on the switching frequency. In 
most cases the system will rebalance more quickly at lower switching frequencies. 
After a perturbation the converter will return to its equilibrium point of balanced capacitor 
voltages and inductor currents. The time constant of this rebalancing is obtained by making 
use of Floquet theory. By studying the lossless case an important design guideline was derived 
to reduce oscillations of the DC-bus voltages. A time effective numerical method for studying 
the rebalancing mechanisms was derived. 
In the second part of the analysis the rebalancing mechanisms when applying interleaved switch-
ing were studied. The harmonic spectrums of the d and t switching functions are studied for 
reference signals that are not necessarily sinusoidal. It is then shown that at relatively high 
switching frequencies the behavior of the two and three-level series-stacked converters is insen-
sitive to the modulation method (interleaved or ordinary switching). 
It is shown that the first of the two rebalancing mechanisms is unaffected by interleaved switch-
ing. However, when using interleaved switching, harmonics will propagate to the load and 
through the DC supply. This leads to an increase in the dissipation of energy associated with 
the balancing process and gives rise to a reduction in the balancing time constant. 
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Although the converters recover more quickly under interleaved switching, the DC-bus voltages 
may be unbalanced in the steady state if one or more of the following two conditions are 
satisfied: 
1. The harmonic spectra of the d switching functions overlap with the spectrum of the t 
switching function in the frequency domain. 
2. The harmonic spectra of the d switching functions and the spectrum of the supply voltage 
Vs overlap in the frequency domain. 
The key to avoiding both these conditions is to choose the switching frequency significantly 
higher than the highest frequency harmonic of the converter reference signal ir and of the 
supply voltage VS' Harmonic currents drawn by non-linear loads can also be modeled as high-
frequency components of the supply voltage. 
Finally numerical methods were derived to study both the transient and steady-state behavior 
of the two and three-level series-stacked converters. These methods were then applied to a 
number of examples. 
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Chapter 4 
An experimental series-stacked 
converter 
4.1 Introduction 
This chapter describes the design and experimental evaluation of a 700 kVA three-level series 
stacked phase-arm, intended for use as a series-injection power quality compensator. In the 
first part of the chapter the design of the converter is discussed. The aim is to provide a 'system 
level' design overview without describing the finer details of all the system components. 
In the second part of the chapter an experimental evaluation of the converter is carried out. 
The main focus of this evaluation is to verify the theory of Chapter 3. Both the transient and 
steady-state balancing properties are evaluated and compared with the theoretical analysis. 
4~2 System overview 
This section provides an overview of the 700 kVA phase-arm and its control and measurement 
system. As mentioned in Chapter 1, the phase-arm is intended for use as a series-injection 
power quality device. It is designed to interface with a superconducting magnetic energy 
storage device, which provides a regulated DC-bus at 2.4 kV. This voltage rating is achieved 
by stacking three standard 800 V full-bridge converters in series. The experimental version of 
the phase-arm is designed to operate under both ordinary and interleaved switching. 
Although the power electronic converters of the phase-arm were designed for the full 700 k VA 
rating, it was decided to use an injection transformer with a 70 kVA rating. This decision was 
based purely on financial considerations. However, when used as a dip compensator, the thermal 
rating of the full-scale injection transformer may be reduced. The availability of suitable loads 
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Parameter 
Nominal DC-bus Voltage 
Maximum DC-bus Voltage 
Control Bandwidth 
Output Voltage 
Output Current 
Output Current Laboratory Prototype 
Switching Frequency 
Maximum Duty Cycle 
Maximum Ambient Temperature 
Value 
2400 V 
2700 V 
650 Hz 
230 V (RMS) 
3043 A (RMS) 
304 A (RMS) 
2500 Hz 
85% 
40°C 
Table 4.1: Design parameters of the 700 kVA phase-arm. 
and a step-up transformer to provide the 2.4 kV DC-link (at 700 kVA) also proved to be a 
problem. It will, however, be shown experimentally that the phase-arm can operate at its 
rated voltage. Each of the three full-bridge converters was tested at its rated current before 
assembling the stacked converter. 
Table 4.1 summarizes the design parameters for the experimental 700 kVA phase-arm. The 
output voltage and load current ratings of 230 V (RMS) and 3043 A (RMS) are for sinusoidal 
50 Hz voltage and current waveforms. The phase-arm is designed to inject voltage components 
up to the 13th harmonic. Hence the 'control bandwidth' is specified as 650 Hz. In terms of the 
design criteria of Chapter 3, the effective switching frequency (twice the switching frequency) 
must be chosen significantly greater than the highest frequency harmonic of the reference func-
tion. It was thus decided to choose a switching frequency of 2 500 Hz. The design of the system 
is based on a maximum duty cycle of 85%. 
Each of the three full-bridge converters of the series-stacked phase-arm provides one third of the 
total converter VA rating of 700 kVA. Hence each full-bridge converter has a rating of 233 kVA 
and operates at a nominal DC-bus voltage of 800 V. Since the maximum duty cycle is 85% the 
nominal sinusoidal output voltage of each full-bridge converter is 480 V (RMS). Hence each 
full-bridge converter has a nominal sinusoidal current rating of 485 A (RMS). The experimental 
700 kVA phase-arm is designed for a maximum ambient temperature of 40°C. Designing for 
higher ambient temperatures resulted in a marked increase in the cost of the system. 
Figure 4.1 is a block diagram of the 700 kVA phase-arm with its control and measurement 
system. An electrically isolated voltage and current measurement system was developed to 
prevent problems associated with EM!. This measurement system was also used on the 1~ th 
scale model of the full series-shunt compensator. A PEC-31 controller (see [63]) serves as 
the primary controller for the phase-arm. This controller was developed at the University of 
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Figure 4.1: Block diagram of the phase-arm with the controller and measurement system. 
Stellenbosch and contains a TMS320C31 floating point DSP as well as an 81500 series FPGA 
from ALTERA. The FPGA is used as a PWM generator while the control algorithms are 
implemented in the DSP. 
An optical driver and receiver board was developed to act as interface between the FPGA 
and the optically isolated gate-drive circuits of the three full-bridge converters. The controller, 
measurement system and optical driver and receiver board were designed to accommodate a 
full three-phase converter based on three individual three-level series-stacked phase-arms. 
4.3 Design and description of the system components 
In this section the individual system components are described. These include the injection 
transformer, the full-bridge converter building blocks, the output filter , the measurement system 
and the optical driver and receiver board. 
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\ 
Parameter 
Number of Primaries 
Primary Voltage Rating 
Current Rating per Primary 
Secondary Voltage Rating 
Secondary Current 
Value 
3 
480 V (RMS) 
486 A (RMS) 
230 V 
3043 A 
Table 4.2: Design parameters of the full-scale injection transformer. 
4.3.1 The injection transformer 
In this section the properties of the injection transformer are discussed. As a first step the 
voltage and current ratings of the full-scale injection transformer are presented. This is followed 
by a discussion of parameters of the 110 th scale model injection transformer. 
Table 4.2 summarizes the properties of the full-scale series-injection transformer. A number of 
factors should be kept in mind when designing the injection transformer: 
1. The winding ratio of the transformer should be designed to meet the specific application. 
If the device is designed to act as an active filter or compensate for dips of limited depth, 
the winding ratio may be increased. For the experimental phase-arm the secondary 
voltage rating was chosen to be equal to the nominal line to neutral voltage of the system 
it is intended for. It was also decided to incorporate a 115 V tap on the secondary. 
2. The thermal rating of the transformer depends on the application. If the series-injection 
device is equipped with a bypass switch, which only opens when a dip is detected, the 
thermal rating of the transformer can be reduced. However, care should be taken to keep 
the leakage inductance small. Excessive leakage inductance will lead to a voltage drop 
across the transformer, which can only be compensated for by increasing the rating of 
the power electronic converter. 
3. In some applications the leakage inductance of the injection transformer may also be 
used as the filter inductance of the power electronic converter. In this case the leakage 
inductance should be chosen and designed carefully. This will give rise to high-frequency 
ripple currents flowing through the windings of the transformer. These ripple currents 
will lead to increased losses. 
4. The isolation of the transformer should be designed to handle the high voltage transients 
associated with the switching of the power electronic converters. If ordinary switching is 
applied, these rapid changes in voltage occur between ground and each of the primary 
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Figure 4.2: Equivalent circuit of the injection transformer. 
Parameter Symbol Value 
Voltage Rating per Primary Yp 480 V (RMS) 
Current Rating per Primary Ip 49 A (RMS) 
Voltage Rating of Secondary Va 230 V (RMS) 
Current Rating of Secondary Is 304 A (RMS) 
Leakage Inductance per Primary Lip 62 J.tH 
Leakage Inductance of Secondary Lis 89 J.tH 
Copper Resistance per Primary Reup 0.21 n 
Copper Resistance of Secondary Reus 11.48 mn 
Magnetizing Inductance (viewed from secondary side) Lm 144 mH 
Core Loss Resistance (viewed from secondary side) Re 289 n 
Table 4.3: Parameters of the scale model injection transformer. 
windings. On the other hand, if interleaved switching is applied, the rapid changes in 
voltage occur between the different primary windings as well as with respect to ground. 
As mentioned in section 4.2, the magnetic components of the experimental phase-arm were 
designed at a reduced power rating to save cost. The injection transformer of the scale model 
has the same voltage ratings as those of the full-scale injection transformer presented in Table 
4.2, but with one tenth of the current ratings. It was, however, found that this transformer 
could handle one and a half times its rated current for short periods of time. 
After the transformer had been constructed, standard short-circuit and open-circuit tests (see, 
for instance, [14], p. 54) were performed to determine its parameters. These are presented in 
Table 4.3, while Figure 4.2 shows the equivalent circuit of the injection transformer. 
For a full-scale injection transformer the leakage inductances, magnetizing inductance and 
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Figure 4.3: Inductor current over half a switching cycle. 
copper resistance are expected to be significantly smaller than for the scale-model. 
4.3.2 Output filter 
In this section the design of the low-pass output filter of each full-bridge converter is discussed. 
Recall that the three-level series-stacked converter must be designed to operate under both 
ordinary and interleaved switching. 
4.3.2.1 Filter inductors 
As a first step the design of the filter inductors is discussed. To simplify the design it is assumed 
that the filter capacitor voltage Vo stays constant over half a switching cycle. 
Figure 4.3 shows the inductor current over half a switching cycle. Although only the case where 
the switching function s(t) is positive is considered in Figure 4.3, the details of the analysis are 
identical for negative values of s(t). At relatively high switching frequencies, the ripple current 
.6.i can be approximated by 
.6. . _ (Vd - vo)t2 _ (Vd - voYTrTs 
'I, - L - 2L ' (4.1) 
where ir is the average value of the reference function ir over the half switching period and Vd 
is the DC-bus voltage of the full-bridge converter building block. 
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Assuming that the output voltage Vo closely approximates the reference function, it follows that 
(4.2) 
which implies that 
~ . '" Vd (1 - TrrTrTs 
Z '" 2L . (4.3) 
Furthermore, ~i reaches its maximum value when ir = ~. This implies that 
. VdTs ~zmax ~ 8L . (4.4) 
Choosing ~imax equal to 200 A (approximately 30% of the peak output current) yields a value 
of L = 200 JLH. 
Another important consideration is the maximum possible rate of increase in the inductor 
current. In [89] and [45] an optimal on-line tuning predictive current regulator was presented. 
When using an inner-loop current regulator of this type, it is important to ensure that 
I di I I di
r I dt 2: dt ' (4.5) 
where ir is the current reference applied to the current regulator. As mentioned in the speci-
fications, the converter is designed to be able to inject voltage harmonics up to 650 Hz. The 
criterion that will be used in this thesis is as follows: it is required that the inductor current 
must be able to follow current references of magnitude up to half the rated current when the 
output voltage Vo is at two thirds of its rated value. Hence the inductor current must be able 
to follow a reference of the form 
. 486V2 
zr(t) = 2 cos(271" . 650t) A (4.6) 
when the voltage over the filter inductor is equal to 800 - ~ ·480 . V2 = 348 V. This implies 
that 
dir < 486V2 . 271" . 650 = 1.404 AI 
dt - 2 jLs, (4.7) 
from which it follows that L ::; 248 JLH. This condition is satisfied with the choice of L = 
200 JLH. 
In the experimental 700 kVA series-stacked phase-arm an air-core inductor was used. This 
inductor was wound with 'welding cable' from Alvern cables [110]. This cable has a cross-
sectional area of 50 mm2. A single-layer cylindrical-shaped inductor was designed using the 
method of [4], p. 162. This method results in the shortest possible length of conductor to 
obtain a specified inductance. Based on these calculations, the diameter of the inductor is 
617 mm and its height is 251 mm. It has 17 turns and the total length of the conductor is 
32.48 m. The DC resistance of the inductor is 11.2 mn. The conductor is made up of strands 
with a diameter of 0.28 mm. This is substantially less that the skin depth (equal to 0.9 mm) 
in copper at 5 kHz. 
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Figure 4.4: Simplified equivalent circuit of the output filter. 
4.3.2.2 Filter capacitors 
The next step in the design of the output filter is to determine the size of the filter capacitors. 
In the initial design of the filter capacitors the injection transformer is assumed to be ideal. It 
is further assumed that the load RL is purely resistive and equal to 330 mn when referred to 
the primary side of the injection transformer. The load resistance referred to the primary side 
of the transformer is denoted by R~. 
Consider the equivalent circuit of the output filter shown in Figure 4.4. The transfer function 
of the output filter is given by 
V;(s) = 3R~ + LS; 3R~CLs2 (Vl(S) + V2(s) + V3(s)). 
Choosing C = 150 f-tF results in an undamped natural frequency Wo given by 
1 
Wo = VLC = 919 Hz, 
and a damping coefficient ( of 
1/£ ( = 6R~ V C = 0.583. 
(4.8) 
(4.9) 
(4.10) 
Figure 4.5 is a bode plot of the transfer function of the output filter. The transfer function 
shows a peak in magnitude at 1055 Hz. This peak increases in magnitude as the load resistance 
increases. The phase of the output filter transfer function is equal to -290 at 650 Hz. A 
well-designed dosed-loop controller will, however, compensate for both the phase lag and the 
resonance peak. Furthermore, since the experimental version of the phase-arm was constructed 
to operate under both ordinary and interleaved switching, the cut-off frequency of the output 
filter had to be chosen to be relatively low. In a final version of the phase-arm it may be 
decided to operate only under interleaved switching. In this case the cut-off frequency of the 
output filter can be increased significantly, leading to smaller filter components and improved 
bandwidth. 
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Figure 4.5: Frequency response of the output filter using an ideal injection transformer. 
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Figure 4.6: Frequency response of the output filter including the equivalent circuit of the 
injection transformer. 
Figure 4.6 shows the frequency response of the output filter taking the equivalent circuit of the 
injection transformer into account. This figure was produced by using the evaluation version 
of PSpice version 8 from MicroSim. The injection transformer gives rise to an increase in the 
magnitude of the peak near 1 kHz as well as a more rapid decline of the magnitude of the 
frequency response above 1 kHz. 
Some attention should be given to the current rating of the filter capacitors. In the worst case 
all the filter inductor ripple current flows through the filter capacitor. The exact RMS value of 
the filter capacitor current is dependent on the particular application and operating conditions. 
Once these conditions are known, it can only be accurately determined through simulation. 
A very rough estimate of the worst-case RMS ripple current can be made based on the current 
waveform of Figure 4.3. Observing that the worst case ripple current component can be ap-
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Parameter 
Nominal DC-bus Voltage 
Peak DC-bus Voltage 
Maximum Duty Cycle 
Maximum Sinusoidal Output Current 
Peak Output Current 
Switching Frequency 
Value 
800 V 
900 V 
85% 
486 A (RMS) 
687 A 
2.5 kHz 
Table 4.4: Design parameters of the full-bridge converter building blocks. 
proximated by a triangular waveform, the RMS value of the ripple current calculated over the 
switching cycle of Figure 4.3 can be approximated by 
flimax 
IC(ripple) ::::::: y'3 = 58 A. 2 3 (4.11) 
The next step is to calculate the RMS value of the low frequency component of the filter 
capacitor current. For the rated sinusoidal output voltage, this is given by 
Ic! = 211' . 50 . 150· 10-6 • 480 = 23 A. (4.12) 
Hence, the worst-case RMS filter capacitor current can be approximated by 
Ic ::::::: IC(ripple) + Ic! = 81 A. (4.13) 
The 440 V (RMS), 50 /IF C.V.T. range capacitor from Afcap [109] was selected as filter capac-
itor. A stack of twelve of these capacitors forms each of the three filter capacitor banks. Two 
capacitors are connected in series to obtain the required voltage rating. Each filter capacitor 
stack consists of six of these series strings connected in parallel to obtain the required 150 /IF. 
Each 50 /IF capacitor has a continuous current rating of 16 A (RMS) and a peak current rating 
of 1000 A. This implies that each filter capacitor stack has a continuous current rating of 96 A 
(RMS). This is larger than the worst-case value of 81 A calculated above. 
According to the data sheet, the ESR of each 50 /IF capacitor is equal to 10 mn. This implies 
that the ESR of each stack is equal to 3.3 mn. 
4.3.3 Full-bridge converter building blocks 
This section describes the design of the full-bridge converter building blocks of the experimental 
700 kVA phase-arm. Table 4.4 summarizes the design parameters of the full-bridge converters. 
One of the first choices made in the design of the full-bridge converter building blocks was 
to identify suitable switching devices. Given the high power rating, the choice lay between 
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IGBTs and GTOs. New switching devices like high-voltage IGBTs (3.3 kV and 4.5 kV) and 
IGCTs were not commercially available at the time that the converter design was carried out. 
Although GTOs are suited to very high power levels, their relatively low switching frequencies, 
snubbing requirements and complicated gate drives made them a less attractive option than 
IGBTs. 
After considering IGBT devices from Powerex, Toshiba and Semikron, it was found that the 
SKiiP (Semikron integrated intelligent power pack) provided the most economical solution at 
that time. These integrated power modules (see [104]) contain an integrated gate drive with an 
isolated power supply, current measurement and over-current and over-temperature protection. 
The driver circuits can be ordered with an optional optical interface. The integrated modules 
are fitted on the heatsink by the manufacturer to ensure low thermal resistance. 
Based on the specifications of Table 4.4 the SKiiP 1212 GB 120 (see [104], p. 796) half-bridge 
with the 402 driver was recommended by the manufacturer. This driver receives its gating 
signals through an optic fiber interface. It also provides an optical error signal that is activated 
under over-current or over-temperature 'Conditions. 
Each half-bridge module consists of four phase-arms connected in parallel to obtain the required 
current rating. Table 4.5 gives the essential data of the SKiiP 1212 GB 120 module. Each full-
bridge converter is formed by connecting two of these modules to a common DC-bus capacitor 
bank. 
One of the most important considerations when designing the converter building blocks is to 
ensure that the maximum junction temperature of the semiconductor devices is not exceeded. 
The first step is to calculate the total converter losses per switching cycle. In the following 
analysis the effect of the ripple current on the converter losses will not be taken into account 
and it is assumed that the filter inductor current remains constant over one switching period. 
One of the main effects of the ripple current on the converter losses is the fact that the magnitude 
ofIGBT collector current at turn-on differs from that at turn-off. Because the manufacturer did 
not provide separate data on the turn-on and turn-off loss, this cannot be taken into account 
in the loss calculations. 
In the following discussion the half-bridge output current is denoted by 10 (with the same sign 
convention as in Chapter 2). Based on the comments above it is assumed that 10 is constant 
over one switching cycle. Under these conditions one of the IGBTs and one of the diodes, of 
each half-bridge, turn on and off exactly once per switching cycle. 
The IGBT switching losses per switching cycle is given by (see [104], p. A-56) 
Vd 1101 
Wise = (Eon + E oll ) 6001200' (4.14) 
where Vd is the DC-bus voltage of the full-bridge converter and Eon + EOff is the sum of the 
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Module Characteristics 
Parameter Symbol Value 
Maximum DC-link Voltage Vcc 900 V 
Isolation Voltage (to Heatsink) Visol 3000 V (RMS) 
Driver Supply Voltage (Unregulated) V S2 24 V 
Maximum Switching Frequency fswmax 7 kHz 
Over-Temperature Protection Threshold Ttp 115°C 
Thermal Resistance Heatsink to Ambient (With fan) Rthha 0.02 K/W 
Blanking Time tb 5 f-Ls 
IGBT Section } 
Maximum Collector Emitter Voltage VCES 1200 V 
Maximum Collector Current (Continuous) Ic 1200 A 
Peak Collector Current ICM 2400 A 
Collector Emitter Saturation Voltage at 25°C VCEsat 2.75 V 
Collector Emitter Saturation Voltage at 125°C VCEsat 3.6 V 
nun-on + Turn-off Energy (at 125°C) Eon + Eo!! 360 mJ 
Thermal Resistance Junction to Heatsink (Per IGBT) R thjh 0.02 K/W 
Maximum Junction Temperature T jmax 125°C 
Diode Section 
Maximum Forward Current (Continuous) IF 990 A 
Peak Forward Current 1M 2400 A 
On-state Voltage at 25°C V F 2.0 V 
On-state Voltage at 125°C V F 1.8 V 
Turn-on + Turn-off Energy (at 125°C) Eon + Eo!! 48 mJ 
Thermal Resistance Junction to Heatsink (Per diode) Rthjh 0.07 K/W 
Maximum Junction Temperature ~max 125°C 
Table 4.5: Parameters of the SKiiP 1212 GB 120 half-bridge integrated IGBT module. 
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turn-on and turn-off energies of the IGBT (see Table 4.5). Similarly, the diode switching losses 
per cycle is given by 
-( E )VdN W dsc - Eon + off 6001200' (4.15) 
[Some confusion may arise concerning the use of Eon + E off . In equation 4.14 Eon + EOff 
denotes the sum of the turn-on and turn-off energy of the IGBT, while Eon + Eoff is the sum of 
the turn-on and turn-off energy of the diode in 4.15. This choice of symbols is based on those 
used in the data sheet. The meaning should, however, be clear from the context.] 
Assuming that the output current has half-wave symmetry, the average IGBT switching losses 
are shared evenly by the two IGBTs of the half-bridge. Similarly the diode switching losses are 
shared evenly between the two diodes of the half-bridge. 
The IGBT conduction loss per switching cycle is given by 
if 10 2: 0 
if 10 < 0, 
(4.16) 
where 0 ::; d ::; 1 is the duty cycle of the phase-arm and Ts = J. is the switching period of the 
half-bridge. Similarly, the diode conduction loss per cycle is given by 
(4.17) 
The average IGBT and diode conduction losses are also shared evenly by the two IGBTs and 
diodes of the phase-arm. 
Two distinct cases are considered in the thermal analysis of the full-bridge converter building 
blocks. In the first case the operation of the series-injection device as a dip compensator is 
considered. In this case the output voltage is assumed to be sinusoidal. Figure 4.7 shows 
the worst case (maximum on state voltages were used) steady-state losses at rated sinusoidal 
(480 V (RMS)) output voltage and a DC-bus voltage of 800 V. The output current used in 
this analysis is also sinusoidal and ranges from 0 A to rated output current of 486 A (RMS). 
In Figure 4.7 (a) to (c) the output voltage is in phase with the output current. 
The losses increase linearly with output current. At rated output current the IGBT junction 
temperature rises to 98°C, which is within the thermal limits of the device. 
Figure 4.7(d) shows the heatsink and junction temperatures as functions of the phase angle 
between output voltage and the output current at rated voltage and rated current. The different 
junction temperatures stay almost constant as the phase angle ranges from -400 to 40°. It is 
also interesting to note that the maximum total converter losses occur at a phase angle of 00 • 
In the second case the operation of the series device at zero output voltage is considered. 
This closely approximates the operation of the converter when it injects only a small voltage 
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Figure 4.7: Worst-case steady-state half-bridge losses at rated output voltage: (a) IGBT losses, 
(b) diode losses, (c) junction and heatsink temperatures, (d) temperatures as functions of phase 
angle. 
component. In this mode of operation the diodes and IGBTs of each phase-arm conduct for 
equal periods of time during each switching cycle. It is again assumed that the output current 
is sinusoidal and the losses are evaluated for the output current ranging from 0 A to rated 
current. 
Figure 4.8(a) shows the average losses per IGBT, while Figure 4.8(b) shows the losses per 
diode. The total losses per half-bridge are shown in Figure 4.8(c). Although the IGBT losses 
decreased the diode losses increased compared with the previous case. 
Figure 4.8( d) shows the steady-state junction and heatsink temperatures as a function of the 
RMS output current. In this case the diode junct ion temperature is the highest with a value 
of 93°C at rated output current. This is within the thermal limits. The total converter loss is 
smaller than in the previous case as reflected in the lower steady-state heatsink temperature. 
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Figure 4.8: Worst-case steady-state half-bridge losses at zero output voltage. (a) IGBT losses, 
(b) diode losses, (c) total loss, (d) junction and heatsink temperatures as functions of output 
current. 
The next step in the design of the full-bridge converter building blocks is the selection of the 
DC-bus capacitor bank of each full-bridge converter. As mentioned in the introduction the 
energy storage device supplies a well-regulated DC-bus. Hence, the main criterion for the 
design of the filter capacitors is given by equation 3.36 which states that 
1 
Cd ~ L 2 2 = 5.1 mF, 
Wr 7r 
(4.18) 
where Wr = 27r' 50. In order to ensure that the DC-bus voltages of the three-level series-stacked 
converter do not oscillate following a perturbation, it was decided to choose Cd equal to 26.4 mF. 
This is approximately five times larger than the minimum value suggested by equation 4.18. 
Attention should also be given to the RMS current rating of the DC-bus capacitors. The DC-bus 
capacitor ripple current is dependent on the output impedance of the DC source. As mentioned 
earlier, the superconducting magnetic energy storage device provides a well-regulated DC-bus. 
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Figure 4.9: Photograph of the three-level series-stacked converter. 
Based on this information the DC voltage source is considered as a perfect voltage source. It is 
further assumed that the impedance between the DC-source and the DC-bus of the three-level 
series-stacked phase-arm is small and can be neglected. 
Refer to Figure 4.10 for the definitions of the currents that will be used in the following analysis. 
It follows from Figure 4.10 that: 
i Cl ib - ibl 
iC2 ib - ib2 
~C3 ib - ib3' 
Furthermore, since the total DC-bus voltage Vb is constant, it follows that 
Solving iC1 ' iC2 and ics results in 
(4.19) 
(4.20) 
(4.21) 
(4.22) 
(4.23) 
(4.24) 
( 4.25) 
In the steady-state the 'low-frequency' components of ibll ib2 and ibs ' associated with the ref-
erence function, are identical. Hence, only the ripple components of these currents have to be 
taken into account. 
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Figure 4.10: Equivalent circuit of the three-level series-stacked converter with zero bus 
impedance. 
The next step is to obtain an estimate for the RMS values of the ripple components of i b1 , ib2 
and i b3 • Based on the analysis of Chapter 3, we know that 
( 4.26) 
(4.27) 
( 4.28) 
Hence, based on Figure 4.3 the following approximate relations hold for the worst-case RMS 
ripple currents 
I bl (ripple) < 
.6.imax (4.29) 
2V3 
I b2(r ipple) < 
.6. i max ( 4.30) 
2V3 
I b3 (ripple) < 
.6.imax ( 4.31) 2V3 . 
From equations 4.23 to 4.25, it follows that the worst-case values of the RMS ripple components 
of i Cl , iC2 and iC3 are given by 
( 4.32) 
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Ic2 (ripple) < ~ (hl(riPPle) + 2Ib2 (ripple) + I b3 (riPPle») :S 77 A 
Ic3(ripple) < ~ (hl (ripple) + Ib2 (ripple) + 2Ib3 (riPPle») :S 77 A. 
( 4.33) 
( 4.34) 
Another case that requires some consideration is where the impedance between the DC-source 
and the converter bus is relatively large. In this case ib contains a relatively small ripple 
component. This implies that each individual DC-bus has to supply the full ripple current 
drawn by its converter. In this case the RMS high-frequency ripple current is also less than or 
equal to 58 A. 
The 3 300 J-tF 83 series 450 V capacitors from Felsic were selected based on their long lifetime 
and ability to handle relatively high ripple currents. The DC-bus capacitor bank of each full-
bridge converter consists of 32 of these capacitors. Two capacitor banks of 16 capacitors each 
were connected in series to obtain the required voltage rating. Each capacitor has an RMS 
ripple current rating of 12.6 A, which means that the DC-bus of each full-bridge converter can 
handle 202 A (RMS) of ripple current. This is well above the value calculated above. 
According to the data sheet each capacitor has an ESR of 40 mO. Hence the DC-bus capacitor 
bank of each full-bridge converter has an ESR of 5 mn. A 22 kn bleeding resistor was fitted 
to each of the capacitors. The time constant associated with the DC-bus capacitor bank and 
its bleeding resistors is equal to 72.6 s. 
4.3.4 Measurement system 
In the experimental version of the 700 k VA series-stacked converter seven voltage measurements 
and three current measurements are required. The three DC-bus voltages, three filter capac-
itor voltages and secondary side transformer voltage are measured. The three filter inductor 
currents are also measured. In a final industrialized version of the phase-arm the number of 
measurements may be reduced. The bus voltage measurements may, for instance, be replaced 
by over-voltage sensors that are only used for protection purposes. 
Based on the high DC-bus voltage and to avoid problems associated with EMI it was decided 
to develop an optically isolated voltage measurement system. The voltage measurement system 
consists of seven isolated transmitters as well as an optical receiver board. The optical receiver 
board interfaces with the DSP /FPGA-based controller. The Hewlett Packard HFBR1521/2521 
series of optical transmitters and receivers were used to form the optical data link. 
Figure 4.11 is a block diagram of the isolated voltage measurement transmitter, while Figure 
4.12 is a photograph of one of the units. Each voltage measurement transmitter consists of three 
separate printed circuit boards that are mounted in separate compartments of a cast aluminum 
box. The first of these boards is an isolated power supply that provides 5 V and ±15 V to 
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Figure 4.11: Block diagram of the isolated voltage measurement system transmitter [106]. 
power the analog and digital circuitry of the voltage measurement transmitter. The power 
supply consists of a small power electronic converter, switching at. 150 kHz, a small isolation 
transformer with three secondaries, three separate rectifiers and three voltage regulators. The 
isolation transformer was wound on a toroid covered with 'glass tape'. A similar transformer 
was tested in the high-voltage laboratory at the University of Stellenbosch. Its isolation broke 
through at 20 k V. 
The second board is a differential voltage divider and instrumentation amplifier. Special 10 MO 
resistors with good linearity over the required voltage range were selected for this purpose. 
Offset adjustment as well as compensation for the parasitic capacitances of the 10 MO resistors 
was included. An AD620 instrumentation amplifier from analog devices [112] provides gain 
adjustment and amplifies the measured voltage to suitable levels for analog to digital conversion. 
The third board of the voltage measurement transmitter is responsible for the conversion of the 
measured voltage to an optical data stream. It also makes provision for over-voltage sensing. 
The operation of this board is controlled by an EPM7064SLC-44-10 in circuit programmable 
EPLD (Erasable Programmable Logic Device) from ALTERA [111]. The main function of 
this device is to take care of the communication between the receiver board and the voltage 
measurement transmitter. It receives a start conversion pulse from the transmitter, initiates 
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Figure 4.12: Photograph of the isolated voltage measurement system transmitter. 
the analog to digital conversion process and transmits the digital value of the measured voltage 
as a serial bit stream. A twelve-bit AD7892AN-1 [112] analog to digital converter from Analog 
Devices was used to convert the output of the instrumentation amplifier to a digital data 
word. This analog to digital converter has a conversion time of 1.47 J.ls. The measured data 
is transmitted at 1 MBaud (Mega bits per second) over the optical interface. Hence the total 
effective conversion time (as seen by the DSP-based controller) is equal to 14 J.ls. 
Over-voltage sensing is carried out by comparing a reference voltage to the measured voltage 
using a standard LM311 voltage comparator. The output of the comparator is used to trigger 
an optical fiber transmitter. 
Figure 4.13 is a photograph of the isolated voltage measurement receiver board. The purpose 
of this board is to act as interface between the DSP /FPGA controller and the optically isolated 
voltage measurement transmitters. This board is designed for a full three-phase system and 
contains 30 optical transmitters and receivers as well as an EPM81500 FPGA from ALTERA. 
The main function of the FPGA is to convert the serial bit stream to a parallel data word that 
is read by the DSP /FPGA-based controller. It also provides a start conversion signal for the 
individual voltage measurement transmitters. The software for both the transmitter EPLD and 
the receiver FPGA was written in VHDL using Maxplus II version 8.3 from ALTERA. 
The three filter inductor currents were measured by using an LTlO05-S current sensor from LEM 
[113]. This sensor has an RMS current rating of 1200 A. The signals from these sensors are 
converted to a differential signal and transmitted to the controller by making use of unshielded 
twisted pair cable. The differential signals are connected to the DSP /FPGA-based controller. 
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Figure 4.13: Photograph of the isolated voltage measurement receiver board. 
4.3.5 DSP /FPGA-based controller 
Figure 4.14 is a block diagram of the PEC31 DSP /FPGA controller (see [106] and [76]). Mr. 
D.D. Bester developed this controller as part of his M.Sc. (Eng) project under the guidance of 
the supervisor and the author of this thesis. 
Table 4.6 summarizes the features and specifications of the PEC31 controller. Its main com-
ponents are the TMS320C31 floating-point digital signal processor and an EPM81500 FPGA 
from ALTERA [111]. The DSP is typically used to implement high-level control algorithms, 
while the FPGA is used for low-level, high-speed processing. In the current application the 
FPGA is used as a digital pulse width modulator. The FPGA is also used to 'and' the differ-
ent error signals from the IGBT modules and voltage measurement system. It automatically 
shuts the converter down when a fault condition is detected. Possible fault conditions include 
over-voltage on one of the DC-buses and over-current or over-temperature on one of the IGBT 
modules. The PEC31 board also contains high-speed analog to digital converters with differ-
ential receivers that are used to convert the output of the LEM current sensors to a digital 
format. 
The main purpose of this controller is to generate the PWM gating signals for the different 
full-bridge converters of the three-level series-stacked phase-arm. C-programs were written that 
sets up the lookup tables containing the applicable reference functions. A number of different 
reference functions were used during the experimental evaluation of the phase-arm. 
Apart from generating the switching functions, the FPGA also generates an interrupt near the 
end of each half switching cycle. This informs the DSP that it is ready to receive the next value 
of the reference function (duty cycle). An RS232 port was also implemented in the FPGA to 
enable communication with a personal computer. 
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Figure 4.14: Block diagram of the PEC31 DSP /FPGA-based controller [106]. 
Figure 4.15 is a photograph of the optical driver and receiver board. The purpose of this board 
is to convert the electrical gating signals generated by the FPGA to optical signals. It also 
receives error signals from the different IGBT modules and voltage measurement systems. The 
different error signals are converted to a single error signal using four 20V8 GALs from Lattice. 
As for the other components of the controller and measurement system the optical driver and 
receiver board is also designed for a full three-phase system. It makes provision for 36 optical 
outputs and 27 optical inputs. It also contains a row of 27 surface-mount LEDs that shows the 
state of the different error signals received by the board. 
4.4 Experimental results 
This section describes the experimental results obtained with the 700 kVA phase-arm. The aim 
of the experimental work is twofold: 
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Digital specifications 
TMS320C31 floating-point DSP from Texas Instruments (33 MHz) 
60 ns single-cycle instruction execution time 
33.3 MFLOPS (million floating-point operations per second) 
16.7 MIPS (million instructions per second) 
EPM81500 FPGA from ALTERA Corp 
SRAM-based architecture 
Low standby power and in-circuit reconfiguration 
EPF7128s EPLD from ALTERA Corp 
High speed and stability with non-volatile configuration 
In circuit programmable for easy software modification 
Texas Instruments C31 DSK (DSP Starter Kit) parallel port interface 
ISA bus connection to enable PC supervision through 2k x 16 bit Dual Port RAM 
512k x 32 FLASH memory 
32k x 32 single wait state SRAM 
Analog specifications 
Four 8-channel 12-bit analog to digital converters (A/D) with 1.6 J1S conversion time 
Four channel 12-bit digital to analog converter (D/ A) with a settling time of 6 s 
Five 4-channel differential-input ports for high noise immunity 
Four 4-channel, single-ended, analog input ports 
Table 4.6: Specifications of the PEC31 DSP /FPGA controller. 
1. The main aim is to verify the theory of Chapter 3 by showing that the three-level series-' 
stacked converter is stable under a variety of different reference functions. Both the results 
of the transient and steady-state analysis of Chapter 3 are verified experimentally. 
2. The second objective with the experimental work is to show that the converter functions 
properly at its rated DC-bus voltage. 
4.4.1 The experimental setup 
Figure 4.16 is a block diagram of the experimental setup that is used throughout the remainder 
of this chapter. The main components are the three-level series-stacked phase-arm along with its 
measurement and control system. The experimental setup also consists of a personal computer, 
isolation contactor, step-up transformer, thyristor controlled rectifier and an inductive load. 
The PEC31 controller and its measurement system were described in sections 4.3.4 and 4.3.5. 
In the current application the main function of this controller is to generate the PWM gating 
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Figure 4.15: Photograph of the optical driver and receiver board. 
signals for the three-level series-stacked phase-arm. The pulse width modulator is contained in 
the FPGA of the PEC31 controller. It consists of triangle generators and digital comparators. 
Two sets of VHDL code were developed, one for ordinary switching and one for interleaved 
switching. The reference functions are generated in the DSP by making use of lookup tables. 
Different C programs for ordinary and interleaved switching were developed. The main differ-
ence between the two programs is that the reference function is sampled at 5 kHz for ordinary 
switching and at 15 kHz for interleaved switching. 
A standard 66 MHz 80486 personal computer is used as user interface to the system. This 
computer communicates with the PEC31 controller through an optical RS232 port. A small 
RSR232 to optical fiber interface board was developed for this purpose. The PEC31 receives 
commands from the PC through this port. In particular, it receives commands to close or open 
the contactor and to start or stop the modulation (switching) process. The PEC31 transmits 
the average and RMS values of the voltage and current measurements through the RS232 port 
to the PC, where it is displayed. 
A 400 V (line to line), 1 MVA three-phase supply serves as energy source for the system and 
is isolated through a contactor. The contactor is controlled through an optic fiber connection 
with the PEC31 controller and opens automatically if a fault condition is detected. A step-up 
transformer is used to obtain the required voltage rating. This transformer has a continuous 
power rating of 20 kVA with a peak rating of 200 kVA. The primary has a voltage rating of 
380 V line to line. A number of taps are available on the secondary. The tap with the highest 
voltage rating of 1670 V (line to line) is used. This leads to a maximum DC-bus voltage of 
2.36 kV if no DC-current is drawn. 
A high-voltage thyristor-controlled rectifier is used to rectify the output of the step-up trans-
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Figure 4.16: Block diagram of the experimental setup. 
former. This rectifier was developed by the author as part of the research project. Eight 
1 600 V, 75 A thyristors are stacked in series (per phase) to obtain the required voltage rat-
ing. Snubbers are used to ensure voltage sharing and to prevent over-voltages arising from the 
supply and transformer inductance. Each thyristor is mounted on a separate heatsink and is 
equipped with an over-voltage and over-temperature sensor. The thyristor-controlled rectifier 
automatically shuts down if one or more of these conditions occur. Its gating pulses are isolated 
through a low-cost optically isolated gate-drive circuit. This gate drive makes use of inexpensive 
infrared transmitters and receivers. An 8051-based digital controller is used to generate the 
gating signals for the individual thyristors . The controller is equipped with an optical RS232 
interface that receives triggering angle information from the PC. By adjusting the triggering 
angle, a variable DC-bus voltage is obtained. The thyristor-controlled rectifier is also used to 
'soft start' the DC-bus during converter startup. 
The load consists of a 3 mH inductor in parallel with a 1.7 mH inductor. Hence the effective 
load inductance is equal to 1.1 mH, which has an impedance of 341 jmn at 50 Hz. Both 
inductors have an RMS current rating of 500 A. 
All the measurements of this section were made using a Tektronix TDS3000 four-channel digital 
phosphor oscilloscope. 
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Parameter Symbol Value 
Filter Inductance L 262 JLH 
Filter Capacitance C 150 JLF 
DC-bus Capacitance Cd 28 mF 
Parasitic Resistance R 0.22 n 
Load Resistance RL 10 kn 
Bus Resistance Rb 0.1 n 
Table 4.7: Simulation parameters of the experimental 700 kVA phase-arm. 
4.4.2 Balancing properties 
In this section the balancing properties of the three-level series-stacked phase-arm are evaluated 
experimentally. In the first set of experiments the transient behavior is studied, while the 
steady-state behavior is studied in the second set of experiments. 
All the measurements were carried out with a total DC-bus voltage of approximately 600 V. 
This voltage is substantially lower than the maximum DC-bus voltage of each individual full-
bridge converter. Using a bus voltage of 600 V significantly reduces the risk of destruction of 
one of the converters, even under conditions of severe unbalance. Another advantage of this 
bus voltage is that the step-up transformer, with its large leakage inductance, was not required 
and the thyristor rectifier was connected directly to the 400 V supply. 
4.4.2.1 Transient behavior 
In this section the transient behavior of the three-level series-stacked converter is evaluated 
experimentally and compared with the theoretical predictions. 
In order to obtain the simulation results, based on the theory of Chapter 3, the system param-
eters have to be known. Table 4.7 shows the parameters used in the simulations. The following 
is a discussion of how the component values of Table 4.7 were obtained and how the differences 
between the theoretical model and the practical system are likely to affect the results. 
1. The primary side transformer leakage inductance Lip (of 62 JLH) was not taken into account 
in the theoretical analysis of Chapter 3. Although this can be included separately in the 
theoretical model, it increases the order and complexity of the model without providing 
a significant amount of extra insight into the balancing mechanisms. 
Figure 4.17 shows an ordinary switching d circuit, including the effect of the transformer 
primary side leakage inductance as well as the other relevant parasitic components. This 
circuit was derived by adapting the theoretical techniques of section 3.3. Resistor Rlf is 
189 
Stellenbosch University  https://scholar.sun.ac.za
Lf Rlf LIp Rcup 
- -+ Id 
idhf I C Idlf Vd Cd s Rc 
Figure 4.17: Modified d circuit including the transformer leakage inductance. 
the filter inductor ESR which is equal to 11.2 mn (see p. 170). The ESR of the filter 
capacitor is denoted by Re and is equal to 3.3 mn (see p. 173). As mentioned previously, 
Reup is the primary side copper resistance of the injection transformer and is equal to 
0.21 n (see Table 4.3). 
Some attention should be given to the magnitudes of the different impedances playing a 
role in the d circuit. At a frequency of 50 Hz 
I
Re+ ~ c.I=21n and IReup+27r·50·Llpjl=0.22n, 27r . 5 . J (4.35) 
while at 5 kHz (the effective switching frequency) 
IRe + 27r' 5 ~OO . Cj I = 0.21 nand IReup + 27r . 5000· L1pjl = 2.0 n. (4.36) 
This implies that the largest part of the high-frequency ripple current component idhf of 
id will flow through the filter capacitor, while most of the low-frequency component idlf 
of id will flow through the primary side of the injection transformer. Simple estimates of 
the magnitudes of the ripple current component of id versus its low-frequency component 
show that the ripple current component is smaller than the low-frequency component for 
the experimental cases considered. Since Rlf + Re = 14.5 mn is significantly smaller than 
Rlf + Reup = 0.22 n, the losses associated with the ripple current component of id can be 
ignored. For this reason the effect of the filter capacitor can be ignored in Figure 4.17. 
2. Some attention should be given to the influence of the skin effect on the ESR of the filter 
inductors. The skin depth in copper equals 9.3 mm at 50 Hz and 0.93 mm at 5 kHz. As 
mentioned on p. 170 the conductor used to wind the filter inductors consists of strands 
with a diameter of 0.28 mm. Hence the influence of the skin effect on the ESR of the 
filter inductor is not taken into account. The primary side of the injection transformer is 
wound with solid-core copper conductor with a diameter of 5 mm. By remark 1 above, 
mainly low-frequency current components flow through the injection transformer. For 
this reason the skin effect is also not taken into account in the copper resistance Reup of 
the injection transformer. Furthermore, since the magnetic flux path associated with the 
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leakage inductance is mainly in air, the effect of the transformer core losses on Rcup can 
be ignored. 
3. The effects of the converter losses and blanking time are not taken into account in the 
theoretical model. A model including the effect of the converter losses was partially 
derived for ordinary switching. Some of the problems associated with deriving such a 
model are: 
(a) The on-state voltages and on-state resistances of the IGBTs and the free-wheeling 
diodes differ. 
(b) The on-state voltages of these devices are m effect non-linear resistors. At high 
currents their equivalent resistance is small and increases as the current decreases. 
(c) The switching losses depend on both the filter inductor current and the DC-bus 
voltage. 
(d) To take the effect of blanking time on the d circuits into account, all the actual 
filter inductor currents have to be known. Hence the d circuits no longer function 
independently of the t circuit, even with ordinary switching. 
It will soon be shown that the results of the theoretical model and the practical results 
agree closely when the reference function is relatively large (in other words for a modu-
lation index approaching 1). For small values of the reference function, the two sets of 
results differ. Initial investigations show that this may mainly be due to the effect of the 
blanking time. For a reference function with an amplitude of 0.1 the maximum time that 
each full-bridge converter is not in the zero state is 20 J..Ls, while the blanking time is 5 J..LS. 
Although the factors discussed here do result in differences between the experimental and 
theoretical results, they have no serious implications concerning the operation and the 
stability of the converter. Moreover, this does not imply any significant changes to the 
basic understanding of the balancing mechanisms gained in Chapter 3. 
4. Based on the previous remarks, the value of the filter inductance L used in the simulations 
is given by L = L f + Ltp = 262 J..LH. The value of the total parasitic resistance R is given 
by R = Rtf + Rcup = 220 mn. 
5. The theory of Chapter 3 gives upper and lower bounds for the time constant associated 
with the DC-bus recovery in the case of ordinary switching. By remark 3 on p. 93 the 
minimum time constant for ordinary switching 'Tmin is equal to ~ = 1.2 ms. The maximum 
time constant of recovery 'Tmax is equal to the time constant associated with-the DC-bus 
capacitors and their bleeding resistors of 72.6 s (see p. 181). 
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6. In the practical system an inductive load is used as opposed to the resistive load of the 
theoretical model. Recall from Chapter 3 that when interleaved switching is applied, high-
frequency d circuit ripple currents (associated with twice the switching frequency) flow 
through the load. The losses associated with these currents form part of the balancing 
mechanism. However, given the relatively large impedance of the load (equal to 35jn), 
at the effective switching frequency, the effect of these currents will be small compared to 
the other balancing mechanisms and their effect can be ignored. For this reason the load 
resistance is set to 10 kn in the theoretical model, forcing the load current to be small 
enough that it can be ignored. 
7. The theoretical model only makes provision for a bus resistance Rb• As was shown in 
Chapter 3, Rb has little influence on the balancing mechanisms at relatively high switching 
frequencies. For the simulations of this chapter the bus resistance Rb is chosen arbitrarily 
as 0.1 n. 
8. The theoretical value of the DC-bus capacitance Cd of each full-bridge converter is 26.4 mF 
(see p. 178). These capacitors have a tolerance of -10% to +30%. Measurements of 
the actual DC-bus capacitances were carried out by discharging the individual DC-bus 
capacitor banks into a resistor and measuring the time constants. This yielded an average 
value of 28 mF as shown in Table 4.7. 
As a first step in the experimental evaluation of the balancing properties a sinusoidal reference 
function was applied to the PWM modulator. This is followed by a study of the transient 
balancing properties using a non-sinusoidal reference function. 
At the start of each experiment the IGBT switches of all three converters were turned off and 
the DC-bus capacitors were charged by slowly decreasing the triggering angle of the thyristor-
controlled rectifier. A 180 n resistor was connected to the DC-bus of the bottom converter 
(converter 3 of Figure 3.28) in order to create unbalance in the three DC-bus voltages. After 
the DC-bus voltages had stabilized the 180 n resistor was switched out and the modulation 
process was started. 
Both interleaved and ordinary switching were applied and the three DC-bus voltages were 
measured during the rebalancing process. The ground of the oscilloscope was connected to 
the negative DC-bus terminal of the bottom converter (converter 3), with probes connected to 
the positive terminals of the DC-buses of each of the three full-bridge converters. Due to the 
distances between the three full-bridge converters and the EMI generated by the converters and 
the isolated gate-drive circuits, some noise can be observed on the measured results. The three 
DC-bus voltages VI, V2 (see Figure 4.10) and V3 were calculated from the measured results. 
(Measurements of V3, V3 + V2 and V3 + V2 + VI were available.) The d and t voltages were 
calculated from the measured results by making use of equation 3.131. 
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A Ordinary Switching Interleaved Switching 
Figure Tt (s) Tm (s) Figure Tt (s) Tm (s) 
0.85 4.18 0.020 0.02 4.19 0.020 0.02 
0.6 4.20 0.040 0.04 4.21 0.040 0.04 
0.3 4.22 0.160 0.2 4.23 0.160 0.2 
0.1 4.24 1.433 2.8 4.25 1.433 2.8 
Table 4.8: Transient behavior theoretical and experimental results. 
The three filter inductor currents could not be measured accurately over the rebalancing period 
due to aliasing problems resulting from the high-frequency ripple currents. 
In the first set of measurements a 50 Hz sinusoidal reference function of the form 
fr(t) = A sin(27r . 50t) ( 4.37) 
with A equal to 0.85, 0.6, 0.3 and 0.1 was used. 
Simulations were carried out by making use of the techniques of Chapter 3 and the parameters of 
Table 4.7. The initial voltages used in the simulation were calculated from the initial measured 
values of the three DC-bus voltages. The initial currents were zero. Equation 3.132 was used 
to calculate VI, V2 and V3 from the d and t voltages. Recall from Chapter 3 that all voltage 
sources were set to zero for the transient analysis. However, when calculating Vb V2 and V3, the 
initial value of Vt (which is equal to the total DC-bus voltage divided by 3) is used. It should, 
however, be noted that the actual value of Vt decreased during the measurement period due 
to the effect of the supply impedance. This introduced some deviations between the measured 
and theoretical values of VI, v2 and Vt. 
Table 4.8 summarizes the amplitude of the reference functions, measured and theoretical time 
constants and the figure numbers where the results appear. The theoretical time constants 
are denoted by Tt, while the measured time constants are denoted by Tm. The measured time 
constants were read from these figures and are subject to some inaccuracy. 
A number of remarks concerning the measured and theoretical results can be made: 
1. As mentioned above the measured results contain some noise due to the geometry of the 
physical setup and the electromagnetically noisy environment. These are most visible in 
voltages Vdl and Vt due to the voltage scale of the figures. 
2. Little difference can be observed between the results for ordinary and interleaved switching 
in both the measured and theoretical results. This is in agreement with the theory for 
relatively high switching frequencies. The main difference between the two is that Vdl 
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remains at its initial condition of -2 V for ordinary switching, while it goes to 0 V for 
interleaved switching. In order to study the difference between interleaved and ordinary 
switching further, the switching frequency was lowered to 500 Hz and the experiments 
were repeated. No significant difference could be measured between the recovery time 
constants for ordinary and interleaved switching, both in the experimental and simulated 
results. The reason for this seems to be the relatively large copper resistance of the 
injection transformer primary windings. When using a full-scale injection transformer 
the differences in the time constants for ordinary and interleaved switching may be more 
significant. 
3. The differences between the measured and theoretical values of Vt, VI, V2 and V3 towards 
the end of the recovery period are due to the fact that the initial value of Vt was used 
in the theoretical results. As explained above the actual value of Vt decreased during the 
recovery period. 
4. The experimental and theoretical values of Vd2 agree closely for the first three cases (A 
= 0.85, A = 0.6 and A = 0.3). Both the rate of decrease and the basic waveforms of the 
results agree. Some differences arise towards the end of the recovery period. 
5. For the amplitude of the reference function equal to 0.1 the differences between the 
measured and theoretical results are more significant. The theoretical time constant is 
1.433 s, while the measured time constant is 2.8 s. This can be attributed to the fact 
that the converter losses and blanking time were not taken into account in the theoretical 
model, as remarked above. Given the fact that the blanking time is large compared to 
the maximum duty cycle it is suspected that the difference is mainly due to this non-
ideality. A more detailed investigation will be required to fully understand and evaluate 
this phenomenon. 
In the final part of this section the transient balancing properties of the three-level series-stacked 
converter with a non-sinusoidal reference function are evaluated. At the same time the effect 
of the load on the balancing properties is evaluated. The experimental setup and measurement 
procedures are the same as in the previous section, with the load inductors disconnected for 
some of the experiments. 
The reference function 
fr(t) = 0.5 sin(27r . 50t) + 0.2 cos(27r . 250t) + 0.1 cos(27r . 650t) (4.38) 
is used. 
Figure 4.26 (a) and (b) shows the measured and theoretical waveforms of voltage Vd2 for ordinary 
switching. Case (a) has the inductive load connected, while case (b) has the load inductor 
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Figure 4.18: Ordinary switching measured and theoretical DC-bus voltage waveforms with a 
sinusoidal reference and A = 0.85. 
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Figure 4.19: Interleaved switching measured and theoretical DC-bus voltage waveforms with a 
sinusoidal reference and A = 0.85. 
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Figure 4.20: Ordinary switching measured and theoretical DC-bus voltage waveforms with a 
sinusoidal reference and A = 0.6. 
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Figure 4.21: Interleaved switching measured and theoretical DC-bus voltage waveforms with a 
sinusoidal reference and A = 0.6. 
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Figure 4.22: Ordinary switching measured and theoretical DC-bus voltage waveforms with a 
sinusoidal reference and A = 0.3. 
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Figure 4.23: Interleaved switching measured and theoretical DC-bus voltage waveforms with a 
sinusoidal reference and A = 0.3. 
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Figure 4.25: Interleaved switching measured and theoretical DC-bus voltage waveforms with a 
sinusoidal reference and A = 0.1. 
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Figure 4.26: DC-bus balancing with a non-sinusoidal reference function. 
disconnected. Cases (c) and (d) of this figure show the results for interleaved switching. Case 
(c) has the load connected, while the load is disconnected in case (d). Very little difference 
can be observed between the four sets of results. Although it appears that the recovery of Vd2 
may be slightly faster for interleaved switching, this is not confirmed by the simulations. For 
both interleaved and ordinary switching the theoretical time constant is equal to 0.51 s. These 
results confirm the fact that the load has little effect on the balancing mechanisms, especially 
at relatively high switching frequencies. This is in agreement with the theory of Chapter 3. 
4.4.2.2 Steady-state results 
In this section the steady-state DC-bus balancing properties of the experimental series-stacked 
phase-arm are evaluated. The experimental setup is the same as in the previous section. 
Throughout this section the LEM current sensors of the converter's measurement system are 
used to obtain the measured results. The three filter inductor currents ill i2 and i3 are measured. 
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Figure Ordinary Switching Interleaved Switching 
VI (V) I V2 (V) I 113 (V) Vi (V) I V2 (V) I 113 (V) 
fr(t) = 0.85 sin(27r . 50t) 
4.27 193 
1
192 
1
193 195 1192 1 194 
fr(t) = 0.5 sin(27r . 50t) + 0.2 sin(27r . 250t) 
+0.1 cos(27r . 550t) + 0.1 sin(27r . 650t) 
4.28 197 
1
195 
1
198 192 
1
190 
1
191 
fr(t) = 0.3 sin(27r . 50t) + 0.2 cos(27r . 550t) + 0.3 sin(21r" · 5500t) 
4.29 190 
1
192 
1
193 104 
1
283 
1
135 
Table 4.9: Steady-state behavior theoretical and experimental results. 
From these measured results id1 , id2 and it are calculated by making use of equation 3.131. The 
average values of the DC-bus voltages are measured by making use of the isolated voltage 
measurement system of the converter. 
Unlike in the previous section the measured results are not compared with theoretical simula-
tions. As mentioned earlier, the theoretical model does not make provision for the inductive 
load. The steady-state DC-balancing properties are evaluated with a number of different ref-
erence functions. 
Table 4.9 summarizes the different reference functions used, figure numbers where the results 
appear and average measured DC-bus voltages. Refer to Figure 3.27 of p. 129 for the definition 
of voltages VI, V2 and V3 . 
In the first set of results a 50 Hz sinusoidal reference function is used, while a reference function 
containing harmonics up to the thirteenth harmonic is used for the second set. In the final 
experiment a deliberate attempt is made to create unbalance in the three DC-bus voltages by 
introducing a harmonic near the effective switching frequency into the reference function. 
Some remarks concerning the experimental results for the first two reference functions (Figures 
4.27 and 4.28) can be made: 
1. The output voltage waveform contains a number of irregularities. This can be attributed 
to the effect of blanking time and other non-idealities like the difference in diode and 
IGBT on-state voltages on the operation of the converter. Observe that as a result of the 
relatively large ripple current components, iI, i2 and i3 have zero crossings during almost 
every switching period. This is due to the fact that the total converter output current is 
small compared to its rated current, for which the filter inductors were designed. 
2. As expected, the ripple in the output voltage is smaller for interleaved switching than for 
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ordinary switching. 
3. The d circuit currents are relatively small for ordinary switching, while the t circuit current 
contains a large ripple current component. 
4. In the case of interleaved switching, the d circuit currents consist of high-frequency com-
ponents, while the t circuit current has a significantly smaller ripple component than in 
the case of ordinary switching. 
5. The unbalance in the three DC-bus voltages is negligible for both ordinary and interleaved 
switching. 
In the third experiment a harmonic near twice the switching frequency is included in the 
reference function. The presence of this harmonic causes severe unbalance in the three DC-bus 
voltages when interleaved switching is used, as predicted by the theory of Chapter 3. The 
largest unbalance is between VI and V2, with a difference of 179 V. This is equal to 34% of the 
total DC-bus voltage. 
The unbalance in the three DC-bus voltages also gives rise to relatively large low-frequency d 
circuit currents. This can be interpreted as an attempt of the natural balancing mechanisms to 
correct the unbalance. Further confirmation of this fact can be found by observing that a marked 
increase in the converter DC supply current was measured when interleaved switching was 
applied. The supply current increased from _5 A for ordinary switching to 10 A for interleaved 
switching. This gives rise to a drop in the total DC-bus voltage from 575 V to 552 V. 
For ordinary switching the bus voltages and filter inductor currents are balanced, as predicted 
by the theory. 
An important question that has not yet been addressed is the effect of parameter sensitivity 
on the balancing properties of the three-level series-stacked converter. No special attempt was 
made to ensure that the three sets of DC-bus capacitors, filter inductors and filter capacitors 
were balanced. However, the steady-state balancing properties of the experimental system 
were better than originally expected. To further study this question some of the DC-bus filter 
capacitors were removed and extra inductance was added to one of the levels. This had almost 
no influence on the steady-state average values of the three DC-bus voltages. 
These preliminary findings should, however, be treated with a certain amount of caution. A 
more complete experimental evaluation, backed by a theoretical model, should be carried out. 
The fact that, for the current set of experiments, the converter supplies mainly reactive power 
to the load should also be kept in mind. 
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Figure 4.27: Steady-state current waveforms for Jr(t) = 0.85sin(27r . 50t). (a)-(c): ordinary 
switching, (d)-(f): interleaved switching. 
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Figure 4.28: Steady-state current waveforms for fr(t) = 0.5 sin(21T . 50t) + 0.2 sin(21T . 250t) + 
0.1 COS(21T· 550t) + 0.1 sin(21T· 650t). (a)-(c): ordinary switching, (d)-(f): interleaved switching. 
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Figure 4.29: Steady-state current waveforms for fr(t) = 0.3 sin(27r . 50t) + 0.2 cos(27r . 550t) + 
0.3sin(27r·5500t). (a)-(c): ordinary switching, (d)-(f): interleaved switching. 
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Figure 4.30: Output voltage and load current at a DC-bus voltage of 2.2 kV. 
4.4.3 High DC-bus voltage results 
In the final set of experimental results the operation of the three-level series-stacked phase-arm 
is evaluated at a DC-bus voltage of 2.2 kV. This is within 10% of the nominal value and is the 
highest bus voltage that could be obtained with the current step-up transformer. Interleaved 
switching is used for all the experimental results of this section. 
In the first experiment the reference function 
fr(t) = 0.85 sin(27f . 50t) ( 4.39) 
is again used. The output voltage (secondary side transformer voltage) Va is shown in Figure 
4.30(a), while Figure 4.30(b) shows the load current. The effect of the converter non-idealities, 
in particular the blanking time, is again clearly visible on the output voltage. Note that the 
peak value of the output current is equal to 640 A, with an RMS value of 453 A. This is 1.5 
times the rated output current of the injection transformer. This accounts for a larger than 
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expected voltage drop across the transformer. The three DC-bus voltages were again almost 
perfectly balanced with Vi = 738 V, V2 = 735 V and V3 = 736 V. 
In the final experiment a non-sinusoidal reference function of the form 
fr(t) = 0.5 sin(27r . 50t) + 0.2 sin(27r . 250t) + 0.2 sin(27r . 650t) ( 4.40) 
is used. The results are shown in Figure 4.30. The average steady-state DC-bus voltages were: 
VI = 744 V, V2 = 739 V and V3 = 740 V. 
4.5 Summary 
This chapter described the design and experimental evaluation of an experimental 700 kVA 
three-level series-stacked phase-arm. While the power electronic converters were designed for 
the full 700 kVA rating, the injection transformer was designed for a 70 kVA rating. A design 
overview of the different comp~nents was presented followed by an experimental evaluation of 
the system. 
The design of the following components was discussed: 
• The injection transformer. 
• The output filters. 
• The full-bridge converter building-blocks. 
• The controller and measurement system. 
In the first part of the experimental evaluation the transient balancing properties of the phase-
arm were evaluated and compared with the theory of Chapter 3. Both sinusoidal and non-
sinusoidal references were applied. It was found that the simulation and measured results, 
correspond well when the amplitude of the reference function (modulation index) is relatively 
large. For smaller values of the reference function some differences between the two sets of 
results can be observed. This can be attributed to converter ~non-idealities, for instance, the 
effect of blanking time. 
In the second part of the experimental evaluation the steady-state balancing properties are 
evaluated. In general the DC-bus voltages are well balanced with only 2 or 3 V difference 
between them. The only exception is the case where a harmonic near twice the switching 
frequency is added to the reference function. This results in severe unbalance in the case of 
interleaved switching, as predicted by the theory of Chapter 3. 
Finally the operation of the converter at rated bus voltage is illustrated. 
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Chapter 5 
Summary and conclusions 
This final chapter summarizes the research contribution and the main conclusions from this 
thesis. Possible future research questions as a result of the research are identified. 
5.1 Contributions of and conclusions from this study 
• In the first part of Chapter 2 a new resonant turn-off snubber topology was introduced. 
This snubber topology is derived from the ARCP. Its main feature is the fact that the 
peak current rating of the auxiliary switches is small compared to the current rating of 
the main switches. The following aspects of the new snubber circuit were investigated: 
1. The basic theory, describing the snubbers operating principles, was derived. 
2. A detailed analysis of the different losses involved in the main IGBT and snubber 
circuit was carried out by using simple tail-forming models of IGBT switching be-
havior. The losses in a number of different parasitic components were included in 
this analysis. 
3. Based on the loss calculations, an optimal snubber design procedure was developed. 
The aim is to find those values of the snubber capacitor and resonant inductor that 
result in the least total converter losses. 
4. The effect of the different parasitic components on the operation and efficiency of 
the snubber was investigated. It was found that the snubber and module parasitic 
inductance has a significant effect on the effectiveness of the snubber. 
5. An experimental version of the turn-off snubber was constructed at a 40 kVA level. 
The experimental turn-off voltage waveforms agreed well with the results from the 
theoretical model. It was, however, found that the simple tail-current model of the 
IGBT is not accurate during the first part (current fall time) of the turn-off cycle: 
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This inaccuracy in the model appears to be related to the snubber and main module 
parasitic inductance as well as the forward recovery of the snubber diode. 
6. A calorimetric technique was used to measure the total converter losses with and 
without the snubber. The measured and theoretical results agreed well with a max-
imum difference of 15% between the two. 
7. Based on these loss measurements and the data sheet values of the main module 
losses it is estimated that the snubber reduces the total converter switching losses 
by between 37% and 50% under sinusoidal modulation. 
• In the final part of Chapter 2 a turn-on snubber was added to the turn-off snubber 
topology. This combined snubber targets the effects of both the turn-on and turn-off 
transients at the expense of increased voltage stresses on the main switches. The following 
aspects of the combined snubber were investigated: 
/ 
1. The basic theory describing the snubbers operating principles was derived. The 
different compromises involved in the snubber design were discussed. This involves 
balancing the reduction in switching losses against the rating of the auxiliary switches 
and the increased voltage stresses on the main switches. 
2; An experimental version of the snubber was constructed and the basic operating 
principles of the snubber were experimentally verified. 
• Although soft-switching provides benefits in terms of reduction in switching losses and 
decreased ~ and ~~, it increases the component count, complexity and cost of the system. 
Based on these considerations it was decided not to apply soft-switching techniques in 
the experimental 700 kVA series-injection converter. 
• The series-stacked converter topology provides some of the benefits associated with soft 
switching. By applying interleaved switching the harmonic content of the output voltage 
waveform is reduced. In this sense the technique of interleaved switching increases the 
effective switching frequency. 
• The series stacked converter topology leads to a high-voltage DC-bus by stacking standard 
full-bridge converters in series. A DC-bus voltage of 2.4 kV is required for the converter 
to interface directly with superconducting energy storage devices. One of the advantages 
of this topology is that the converter can easily be reconfigured by stacking the full-bridge 
converters in parallel. This opens the possibility of interfacing with other energy storage 
devices that requires a 800 V DC-bus. Examples of such devices are flywheels and battery 
banks. 
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• A detailed balancing theory was developed for the two- and three-level series stacked 
converters under ordinary and interleaved switching. The following is a summary of the 
key steps of this analysis: 
1. The system of differential equations describing the operation of the converter is 
derived. 
2. This system of differential equations is transformed by introducing d and t param-
eters. The use of these parameters leads to an understanding of the balancing 
mechanisms. 
3. Fundamental theory for systems of linear differential equations are used to study the 
balancing mechanisms. As a first step Liapunov's theorem is used to prove that the 
two- and three-level series stacked converters are stable under ordinary switching. 
It also shows that the losses in the system are responsible for the balancing of the 
DC-bus voltages and filter inductor currents. 
4. The next step in the analysis is to study the lossless case for ordinary switching. 
Even though a lossless converter is not practically possible, this theoretical analysis 
provides insight into the balancing mechanisms. In this case analytic solutions can 
be found for the d and t voltages and currents. An important design guideline is 
derived, relating the size of the DC-bus capacitor banks to that of the filter inductors. 
5. In the general case Floquet's theorem is used to determine the time constant asso-
ciated with the blanking process. One way of interpreting this time constant is to 
associate it with equivalent balancing resistors connected to the DC-buses of the full-
bridge converters. This approach provides insight into the 'strength' of the balancing 
mechanism. 
6. The Floquet techniques also provides a simple and time-efficient technique for nu-
merically simulating the balancing process. 
7. A detailed study of the harmonics of ordinary and interleaved switching is carried 
out by making use of three-dimensional presentations of the switching functions and 
the theory of double Fourier series. The theory is general and applies to reference 
functions that are not necessarily sinusoidaL 
8. In the final part of the analysis the steady-state behavior of the two- and three-level 
series-stacked converters are studied. It is proven formally that the DC-bus voltages 
of the two- and three-level series-stacked converters will balance in the steady state 
if the switching frequency is chosen high enough that the following two conditions 
hold: 
(a) The spectra of the d switching functions and that of the reference function do 
not overlap in the frequency domain. 
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(b) The spectra of the d switching functions and that of the supply voltage do not 
overlap in the frequency domain. 
These two conditions are satisfied if the highest frequency at which significant har-
monics occur in the reference function or the supply voltage is significantly less than 
twice the switching frequency. (The same applies for harmonic currents as a result 
of nonlinear loads.) 
9. A numerical method is derived for simulating the steady-state behavior of the series-
stacked converter. A number of simulations are carried out to confirm the theory and 
to gain an understanding of the operation of the two- and three-level series stacked 
converters. 
10. Finally it is shown that when a digital controller is used to generate the gating 
signals for the three-level series-stacked converter (under interleaved switching) the 
reference function should be updated at six times the switching frequency or faster. 
• In the final part of the thesis the design and experimental evaluation of the 700 k VA three-
level series-stacked phase-arm is discussed. Apart from the power electronic converter, 
the following hardware was developed: 
1. An optically isolated voltage measurement system. The system is designed for a full 
three-phase series-injection power quality device. 
2. An optical driver and receiver board. This board also makes provision for a full 
three-phase system. 
3. In order to obtain the required DC-bus voltage a high-voltage thyristor rectifier with 
a digital controller was developed. This rectifier receives a triggering angle command 
through an optical serial port. 
• Both the transient and steady-state balancing properties of the converter were studied 
experimentally and compared to the theoretical predictions. In general, the experimental 
results agree closely with the theoretical results although converter non-idealities (like 
blanking time) gives rise to some differences. 
• In the final part of the experimental evaluation it is shown that the converter operates 
successfully at its rated DC-bus voltage for both sinusoidal and non-sinusoidal reference 
functions. 
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5.2 Possibilities for future study 
This study gave rise to a number of interesting new research possibilities. Some of these are 
currently being further pursued at the University of Stellenbosch. The following are some of 
the most important future research problems: 
• A more detailed analysis and optimization of the turn-off snubber topology, based on more 
accurate device models. A detailed study of the relation between the turn-off behavior of 
the main IGBT, the snubber diode forward recovery and the parasitic inductance of the 
main module and snubber circuit should be carried out. 
• Attention should be given to minimizing the parasitic inductance. One option is to 
integrate the main switch, snubber diode and snubber capacitor into a single module. 
• The effect of the turn-off snubber on the EMI generated by a converter should be studied. 
This requires measurement equipment and facilities that are not currently available at 
the University of Stellenbosch. 
• A more detailed investigation of the combined turn-on and turn-off snubber is currently 
being carried out under the guidance of the author. This involves the following: 
1. The operation of the combined snubber when the output current is relatively small. 
2. A detailed analysis and investigation of the converter and snubber losses. 
3. An optimal snubber design procedure. 
4. A full experimental evaluation of the topology. 
5. The development of a three-phase soft-switched converter based on this topology. 
6. An investigation of the possibility of combining the critical snubber components into 
a module in order to reduce the parasitic inductance. 
• The balancing theory developed in Chapter 3 should be extended to three-phase convert-
ers. 
• The possibility of extending this theory to diode-clamped and flying-capacitor multilevel 
converters should be investigated. 
• A unified theory, describing the balancing properties of an arbitrary number of levels 
should be developed. Initial investigations point to possible differences in the theory 
when the number of levels is not prime. 
• The effect of converter non-idealities on the balancing properties should be studied further. 
A theoretical analysis of the effect of parameter sensitivity should be carried out. 
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• It was assumed throughout this thesis that the switching frequency is an integer multiple 
of the frequency of the reference function. In order to avoid this assumption a Floquet 
theory relative to two variables is required. The possibility of extending the Floquet 
theory will be investigated in the near future. 
• The experimental three-level series-stacked converter should be connected to a SMES 
device and evaluated under a variety of different operating conditions. These include 
field trials. 
• The possibility of cost-effective transformerless dip compensators is currently being in-
vestigated under the guidance of the author. 
• The converter technology described in this thesis should be industrialized. A possible 
industrialization of the device (in cooperation with ESKOM) is currently being considered. 
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Appendix A 
Resonant snubber Matlab programs 
In this chapter two of the Matlab programs used in Chapter 2 are presented. The first of 
these programs implements the resonant_turn-off snubber optimization program. It was used 
to produce Figure 2.25. 
The second program plots the voltage and current waveforms during main module turn off 
taking the effect of the parasitic components into account. It was used to plot the theoretical 
waveforms of Figure 2.28(c). 
% Program to implement optimal snubber design for experimental turn-off snubber 
% T Mouton 
% June 1998 
clear all; 
% System parameters 
Vd = 800; 
lomax = 200 
fs = 10000; 
tb = 5e-6; 
t1max = 10e-6; 
ffundamental = 50; 
% Main lGBT 
tfi = 250e-9; 
tti = 500e-9; 
% DC-bus voltage 
% Peak output current 
% Converter switching frequency 
% Blanking time 
% Discharge time 
% Fundamental frequency of output current 
% Current fall time 
% Current tail time 
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A = 1/5; 
% Snubber diode 
trr = 80e-9; 
VDr = 1. 2; 
RDr = 22e-3; 
% Snubber capacitor 
kRC = 3 .42e-12; 
% Auxiliary IGBT 
tfv = 17e-9; 
ttv = 40e-9; 
B = 0.06; 
Rsa = 0.017; 
Vsa = 1.5; 
Irmax = 75; 
% Auxiliary diode 
Rda = 8.3e-3; 
Vda = 2; 
% Resonant inductor 
Wcore = 87.6e-6; 
phipeak = 41.1e-6; 
Awe = 8.5e-6; 
Dturn = 18e-3; 
sigma = 5.8e7; 
% Initialize variables 
% Tail current ratio 
% Reverse recovery time 
% On-state vOltage 
% On-state resistance 
% ESR coefficient 
% Voltage fall time 
% Voltage tail time 
% Tail vOltage ratio 
% On-state resistance 
% On-state voltage 
% Maximum peak current 
% On-state resistance 
% On-state vOltage 
% Core loss per cycle 
% Peak flux 
% Effective core area 
% Average turn diameter 
% Resistivity of copper 
through auxiliary switch 
Crmin = Iomax*tfi/(10*Vd); % Minimum value of Cr 
Crmax = 2*t1max*Irmax/(pi*Vd); % Maximum value of Cr 
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Wmin = inf; 
d=1; 
% Simulation 
% Total loss 
% Counter 
for Cr = Crmin:(Crmax-Crmin)/30:Crmax; 
c = 1; 
% Step range of values of Cr 
Lrmin = Vd-2/4*Cr/(Irmax-2); 
Lrmax = t1max-2/(pi-2*Cr); 
% 
% 
% 
Counter 
Minimum value 
Maximum value 
for Lr = Lrmin:(Lrmax-Lrmin)/30:Lrmax; 
RCr = kRC/Cr; 
% Step range of 
% Calculate RCr 
% Initialize sum of loss components over 1/4 cycle 
Woffcycle = 0; 
WDrpcycle = 0; 
WCrpcycle = 0; 
Wsacondcycle = 0; 
Wdacondcycle = 0; 
WLrcycle = 0; 
WCrcycle = 0; 
Wsaswitchcycle = 0; 
Wrrcycle = 0; 
% Determine losses over 1/4 of a 50 Hz cycle 
for t = 0:1/fs:1/(4*ffundamental); 
10 = Iomax*sin(2*pi*ffundamental*t); 
% Main IGBT' turn-off cycle 
% Case 1 
if (10 > 2*Vd*Cr/(tfi*(1-A))) 
tvr = sqrt(2*Vd*Cr*tfi/(Io*(1-A))); 
of Lr 
of Lr 
values of Lr 
Woff = Io-2/(2*Cr*tfi)*«1-A)*tvr-3/3 - (1-A)-2*tvr-4/(4*tfi)) 
WDrp 
WCrp 
% Case 2 
+ Vd*Io*(tfi-tvr+(A-1)*(tfi-2-tvr-2)/(2*tfi)) + Vd*A*Io*tti/2; 
VDr*Io*(1-A)*tvr-2/(2*tfi)+RDr*Io-2*(1-A)-2*tvr-3/(3*tfi-2); 
= RCr*Io-2*(1-A)-2*tvr-3/(3*tfi-2); 
elseif (10 > Vd*Cr/«1-A)*tfi/2+tti-A/2*tti)) 
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else 
tvr = tfi - (l-A)/A*tti + sqrt(((1-A)/A*tti)-2 -
(l-A)/A*tfi*tti + 2*Cr*Vd*tti/(1o*A»; 
Woff = 1o-2/(2*Cr)*((1-A)*tfi-2/3~(1-A)-2*tfi-2/4) 
+ A*1o-2/Cr*(tfi*(1-A)/2*(tvr-tfi)+(1-A)/2 
*(tvr-tfi)-2+A*(tvr-tfi)-3/(6*tti) 
-tfi*(1-A)/(4*tti)*(tvr-tfi)-2-(1-A)/(3*tti) 
*(tvr-tfi)-3-A/(8*tti-2)*(tvr-tti)-4) 
+ Vd*A*1o*(tfi+tti/2-tvr+(tvr-tfi)-2/(2*tti»; 
WDrp = VDr*1o*(1-A)*tfi/2+RDr*1o-2*(1-A)-2*tfi/3+VDr*1o*tti/(2*A) 
*((1-A*(1-(tvr-tfi)/tti»-2 - (1-A)-2) 
+ RDr*1o-2/(3*A)*tti*((1-A*(1-(tvr-tfi)/tti»-3-(1-A)-3); 
WCrp = RCr*1o-2*(1-A)-2*tfi/3+RCr*1o-2*tti/(3*A) 
*((1-A*(1-((tvr-tfi)/tti»)-3-(1-A)-3); 
% Case 3 
tvr = Cr/1o*(Vd-1o*tfi*(1-A)/(2*Cr)-1o*tti/Cr*(1-A/2»+tti+tfi; 
% Check if capacitor will discharge in blaking time 
if (tvr < tb) 
Woff = 1o-2*tfi-2/(2*Cr)*((1-A)/3-(1-A)-2/4) 
+ A*1o-2/Cr*(tfi*tti*(1-A)/4+tti-2*(1-A)/6+tti-2*A/24); 
WDrp = VDr*1o*(1-A)*tfi/2+RDr*1o-2*(1-A)-2*tfi/3+VDr*1o*tti/(2*A) 
*(1-(1-A)-2)+RDr*1o-2*tti/(3*A)*(1-(1-A)-3) 
+ VDr*1o*(tvr-tfi-tti)+RDr*1o-2*(tvr-tfi-tti); 
WCrp = RCr*1o-2*tti/(3*A)*(1-(1-A)-3) + RCr*1o-2*(tvr-tfi-tti); 
slse 
% Use data sheet losses 
Woff = 0.04/200*10; 
WDrp = 0; 
WCrp = 0; 
end; 
end; 
% Auxiliary discharging cicuit losses 
if (tvr < tb) % Check if snubber will discharge capacitor 
Wsacond = pi*Rsa*Vd-2*Cr/8*sqrt(Cr/Lr)+Vsa*Vd*Cr; 
Wdacond = pi*Rda*Vd-2*Cr/8*sqrt(Cr/Lr)+Vda*Vd*Cr; 
WCr = pi*RCr*Vd-2*Cr/8*sqrt(Cr/Lr); 
Wsaswitch = Vd-2*tfv-2/(8*Lr)*((1-B)/3-(1-B)-2/4) 
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+ B*Vd-2/(4*Lr)*(tfv*ttv*(1-B)/4 
+ ttv-2*(1-B)/6 + ttv-2*B/24); 
Wrr = Vd-2*trr-2/(32*Lr); 
% Caluculate inductor copper resistance 
Ipeak = Vd/2*sqrt(Cr/Lr); 
N = Lr*Ipeak/phipeak; 
Acond = Awe/N; 
lcond = N*pi*Dturn; 
RLr = lcond/(sigma*Acond); 
% Calculate Wlr; 
WLr = pi*RLr*Vd-2*Cr/8*sqrt(Cr/Lr)+Wcore; 
else % If snubber not active, auxiliary losses equals 0 
Wsacond = O· , 
Wdacond = O· , 
WLr = 0; 
WCr = O· , 
Wsaswitch = 0; 
Wrr = O· , 
end; 
% Add losses 
Woffcycle = Woffcycle+Woff~ 
WDrpcycle = WDrpcycle+WDrp; 
WCrpcycle = WCrpcycle+WCrp; 
Wsacondcycle = Wsacondcycle+Wsacond; 
Wdacondcycle = Wdacondcycle+Wdacond; 
WLrcycle = WLrcycle+WLr; 
WCrcycle = WCrcycle+WCr; 
Wsaswitchcycle = Wsaswitchcycle+Wsaswitch; 
Wrrcycle = Wrrcycle+Wrr; 
end; 
% Add components to obtain total converter effective turn-off losses 
% Multiply by 4*ffundamental because losses were calculated over 1/4 cycle 
% Each IGBT turns off for 1/2 a fundamental cycle 
Wtot = (Woffcycle+WDrpcycle+WCrpcycle+Wsacondcycle 
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+Wdacondcycle+WLrcycle+WCrcycle 
+Wsaswi tchcycle+Wrrcycle).*4*ffundamental; 
% Store variables for plotting 
Wtotrec(c, d) = Wtot; 
Lrrec(c, d) = Lr; 
Crrec(c, d) = Cr; 
c = c + 1; % Increment counter 
% Search for minimum value of total effective turn-off losses 
if(Wtot < Wmin) 
Lropt "" Lr; 
Cropt = Cr; 
Wmin = Wtot; 
end; 
end; 
d = d + 1; 
end; 
% Increment counter 
% Plot data 
surf (Lrrec*le6, Crrec*le9, Wtotrec); 
xlabel('Lr ({\mu}H)'); 
ylabel('Cr (nF)'); 
zlabel('Total effective converter turn-off losses (W)'); 
% Write results 
Lropt 
Cropt 
Wmin 
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% Program to simulate effect of parasitic components during turn-off cycle 
% T Mouton 
% July 1998 
clear all; 
% System parameters 
Vd = 600; % DC-bus voltage 
Rbp = le-3; % Positive bus resistance 
Rbn = le-3; % Negative bus resistance 
Lbp = 1ge-9; % Positive bus inductance 
Lbn = 1ge-9; % Negative bus inductance 
Lmp = 25e-9; % Module stray inductance 
Lmn = 25e-9; % Module stray inductance 
Ls = 72e-9; % Snubber parasitic inductance 
Cs = 165e-9; % Snubber capacitance 
Rs = 0.022; % Snubber resistance 
10 = 100; % Output current 
tfi = 250e-9; % Main module current fall 
tti = 500e-9; % Main module current tail 
A = 0.2; % Main module tail current 
dt = le-8; % Plotting time step 
tend = 2.0e-6; % Duration of simulation 
% Calculate constants required in the equations 
Rt = Rbp+Rbn+Rs; 
Rb = Rbn+Rbp; 
Lt = Lbp+Lbn+Lmn+Ls; 
alpha = -Rt/(2*Lt); 
beta = sqrt(4*Lt*Cs-Rt-2*Cs-2)/(2*Lt*Cs); 
% Initialize variables 
i = 1; 
diodenon = 0; 
% Counter 
% 1 if Dn on 
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diodeson = 1; 
case2calc = 0; 
case3calc = 0; 
% Calculate waveforms 
for t = 0 dt 
% Case 1 
tend; 
if t >= 0 & t < tfi; 
ic = Io*(1+(A-1)*t/tfi); 
% 1 if Drp on 
% 1 if case 2 initial conditions calculated 
% 1 if case 3 initial conditions calculated 
vceideal = Io*t-2*(1-A)/(2*Cs*tfi); 
if diodenon == 0; 
ils = Io*(1-A)*t/tfi; 
vcs = Io*t-2*(1~A)/(2*Cs*tfi); 
vce = vcs + Io*Rs*(1-A)*t/tfi +(Ls+Lmp)*Io*(l-A)/tfi; 
vce1 = vcs + Io*Rs*(1-A)*t/tfi +(Ls)*Io*(1-A)/tfi; 
vdn = Vd - Io*Rbp - vce - Lmp*(1-A)/tfi; 
else 
if diodeson == 1; 
Am = [exp«alpha+j*beta)*t),exp«alpha-j*beta)*t); Cs*(alpha+j*beta) 
*exp«alpha+j*beta)*t), Cs*(alpha-j*beta)*exp«alpha-j*beta)*t)]; 
vcsp = Vd-Io*(A-1)/tfi*(Lbp+Lbn+Lmn+Rb*t+Rt*Rb*Cs)-Rb*Io; 
ilsp = Cs*Io*Rb*(1-A)/tfi; 
temp = Am*k + [vcsp; ilsp]; 
vcs = tempO); 
ils = temp(2); 
vce = vcs + Rs*ils + Lmp*Io*(1-A)/tfi + Ls*(ils-ilsprev)/dt; 
vce1 = vcs + Rs*ils + Ls*(ils-ilsprev)/dt; 
else 
vce = Vd - Rbp*ic-Rbn*(ic-Io)-(Lbn+Lbp)*Io*(l-A)/tfi; 
vce1 = vce; 
end; 
ilsprev = ils; 
end; 
end; 
% Case 2 
if t >= tfi & t < tfi+tti; 
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ie = A*Io*(l- (t-tfi)/tti); 
vee ideal = Io*tfi*(1-A)/(2*Cs) + Io/Cs*«t-tfi)*(l-A) + A*(t-tfi)-2/(2*tti)); 
if diodenon == 0; 
ils = Io*(l-A*(l-(t-tfi)/tti)); 
ves = Io*tfi*(1-A)/(2*Cs) + Io/Cs*«t-tfi)*(l-A) + A*(t-tfi)-2/(2*tti)); 
vee = ves + Io*Rs*(l-A*(l-(t-tfi)/tti))+(Ls+Lmp)*Io*A/tti; 
vee1 = ves + Io*Rs*(l-A*(l-(t-tfi)/tti))+(Ls)*Io*A/tti; 
vdn = Vd - Io*Rbp - vee - Lmp*A/tti; 
else 
if diodeson == 1; 
Am = [exp«alpha+j*beta)*t),exp«alpha-j*beta)*t); Cs*(alpha+j*beta) 
*exp«alpha+j*beta)*t), Cs*(alpha-j*beta)*exp«alpha-j*beta)*t)]; 
vesp = Vd+lo*A*«Lbp+Lbn+Lmn)/tti-Rb*(t-tti)/tfi+Rt*Rb*Cs/tti); 
ilsp = Cs*Io*Rb/tti; 
if ease2eale == 0; 
k = inv(Am)*[ves-vesp;ils-ilsp]; 
ease2eale = 1; 
end; 
temp = Am*k + [vesp; ilsp]; 
ves = tempO); 
ils = temp(2); 
vee = ves + Io*Rs + Lmp*Io*(l-A)/tfi + Ls*(ils-ilsprev)/dt; 
vee1 = ves + Io*Rs + Ls*(ils-ilsprev)/dt; 
ilsprev = ils; 
else 
vee = Vd - Rbp*ie-Rbn*(ie-Io)-(Lbn+Lbp)*Io*A*(-l)/tti; 
vee1 = vee; 
end; 
end; 
end; 
% Case 3 
if t >= (tfi+tti); 
ie = 0; 
veeideal = Io*tfi*(1-A)/(2*Cs) + Io/Cs*(tti*(l-A) + A*tti/2)+Io/Cs*(t-tfi-tti); 
if diodenon == 0; 
ves = Io*tfi*(1-A)/(2*Cs) + Io/Cs*(tti*(l-A) + A*tti/2)+Io/Cs*(t-tfi-tti); 
vee = ves+Rs*Io; 
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vee1 = vee; 
ie = 0; 
ils = 10; 
vdn = Vd - 1o*Rbp - vee; 
else 
if diodeson == 1; 
Am = [exp((alpha+j*beta)*t),exp((alpha-j*beta)*t); Cs*(alpha+j*beta) 
*exp((alpha+j*beta)*t), Cs*(alpha-j*beta)*exp((alpha-j*beta)*t)]; 
vesp = Vd; 
ilsp = 0; 
if ease3eale == 0; 
k = inv(Am)*[ves-vesp;ils-ilsp]; 
ease3eale = 1; 
end; 
temp = Am*k + [vesp; ilsp]; 
ves = temp(l); 
ils = temp(2); 
vee = ves + Rs*ils + Ls*(ils-ilsprev)/dt; 
vee1 = vee; 
ilsprev = ils; 
else 
vee = Vd - Rbp*ie-Rbn*(-1o); 
vee1 = vee; 
end; 
end; 
end; 
% Test for Dn turning on and calculate constants 
if (vdn <= 0) & (diodenon -- 0); 
diodenon = 1; 
Am = [exp((alpha+j*beta)*t),exp((alpha~j*beta)*t); Cs*(alpha+j*beta) 
*exp((alpha+j*beta)*t), Cs*(alpha-j*beta)*exp((alpha-j*beta)*t)]; 
if t < tfi; 
vesp = Vd-1o*(A-1)/tfi*(Lbp+Lbn+Lmn+Rb*t+Rt*Rb*Cs)-Rb*1o; 
ilsp = Cs*1o*Rb*(l-A)/tfi; 
end; 
if (t >= tfi & t < tfi+tti); 
vesp = Vd+1o*A*((Lbp+Lbn+Lmn)/tti-Rb*(t-tti)/tfi+Rt*Rb*Cs/tti); 
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ilsp· = Cs*Io*Rb/tti; 
case2calc = 1; 
end; 
if (t >= tfi+tti); 
vcsp = Vd; 
ilsp = 0; 
case3calc = 1; 
end; 
k = inv(Am) * [vcs-vcsp; ils-ilsp] ; 
vcsprev = vcs; 
end; 
if ils < 0; 
diodeson = 0; 
end; 
% Store variables 
icrec(i) = ic; 
ilsrec (i) = ils; 
ilsprev = ils; 
trec(i) = t; 
vce1rec(i) = vce1; 
vcsrec(i) = vcs; 
vdnrec(i) = vdn; 
i = i + 1; 
end; 
% Plot results 
% Increment counter 
plot(trec*le6, icrec, trec*le6, vce1rec); 
xlabel('Time ({\mu}s)', 'FontSize', 14); 
ylabel('Top main IGBT v_{ce1} (V)', 'FontSize', 14)' 
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Appendix B 
Series-stacked converter Matlab 
programs 
In this appendix Matlab programs used to simulate the behavior of the two-level series-stacked 
converter are presented. The first program calculates the homogenous solution and was used to 
produce the results of the example on p. 118 is presented. The second program calculates the 
steady-state solution and was used to produce the results on p. 125. All the other simulations 
of Chapter 3 were produced by applying the same techniques as presented in these programs. 
% M-file to simulate 
% Homogenous part 
% T Mouton 
% June 1999 
clear all; 
% System parameters 
Cd = 30e-3; 
- -
L = 300e-6; 
C = 200e-6; 
R = 0.01; 
RI = 1· ,
Rb = 0.001; 
fs = 1000; 
fr = 50; 
dt = le-7; 
series-stacked converter under interleaved switching 
% Bus capacitance 
% Filter inductance 
% Filter capacitance 
% Parasitic resistance 
% Load resistance 
% Bus resistance 
% Switching frequency 
% Reference frequency 
% Time step 
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tend = 0.5; % Stop time 
% Set initial conditions 
idO = O· , 
vdO = 50; 
itO = 0; 
vtO = 0; 
vOO = o· , 
xO = [idO; vdO; itO; vtO; vOO]; 
% Calculate parameters 
Ts = l/fs; 
Tr = 1/fr; 
wr = 2*pi*fr; 
% Initialize total energy dissipated in different resistances 
ERd = 0; 
ERt = 0; 
ERl = 0; 
ERb = 0; 
% Generate switching functions 
tcycle = 0; 
k = 1; 
for t = O:dt:Tr; 
% Reference signal 
fr = 0.8*cos(wr*t); 
% Carrier signal for converter 1 
if tcycle <= Ts/4; 
fcl = 4/Ts*tcycle; 
else if tcycle < 3*Ts/4; 
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fcl = 1-4/Ts*(tcycle-Ts/4); 
else 
fcl = -1+4/Ts*(tcycle-3*Ts/4); 
end; 
% Carrier signal for converter 2 
if tcycle <= Ts/2; 
fc2 = -1+4/Ts*tcycle; 
else 
fc2 = 1-4/Ts*(tcycle-Ts/2); 
end; 
% Incerement tcycle 
if tcycle >= Ts; 
tcycle = 0; 
else 
tcycle = tcycle+dt; 
end; 
% Calculate sl and s2 
if (fcl <= fr & fcl >= -fr) 
sl = 1; 
elseif (fcl <= -fr & fcl >= fr) 
sl = -1; 
else 
sl = 0; 
end; 
if (fc2 <= fr & fc2 >= -fr) 
s2 = 1; 
elseif (fc2 <= -fr & fc2 >= fr) 
s2 = -1; 
else 
s2 = 0; 
end; 
% Calculate st and sd and store values 
st(k) = (sl+s2)/2; 
sd(k) = (sl-52)/2; 
k=k+l ; 
end; 
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% Calculate Phi 
k = 1; 
Phiprev = [1, 0, 0, 0, 0; 0, 1, 0, 0, 0; 
0, 0, 1, 0, 0; 0, 0, 0, 1, 0; 0, 0, 0, 0, 1]; 
for t = O:dt:Tr; 
A = [-R/L, st(k)/L, 0, sd(k)/L, 0; -st(k)/Cd, 0, 
-sd(k)/Cd, 0, 0; 0, sd(k)/L, -R/L, st(k)/L, -2/L; 
-sd(k)/Cd, 0, -st(k)/Cd, -2/(Rb*Cd), 0; 
0, 0, 1/(2*C), 0, -1/(2*Rl*C)]; 
Phinew = expm(A*dt)*Phiprev; 
Phi(:,:,k) = Phiprev; 
Phiprev = Phinew; 
k = k + 1; 
end; 
% Calculate homogonous solution 
k = 1; 
1=1; 
len = length(Phi); 
step = 10; 
for t = O:step*dt:tend; 
x = Phi(:,:,k)*xO; 
if k < len; 
k=k+step; 
else; 
k=1; 
xO = x; 
end; 
L 
% Calculate energy dissipated in different resistors 
ERd = ERd + R*x(1).-2*dt*step; 
ERt = ERt + R*x(3).-2*dt*step; 
ERI = ERI + (x(5).-2)*2/Rl*dt*step; 
ERb = ERb + x(4).-2/(Rb/2)*dt*step; 
% Store values 
xrec(:,l)=x; 
trec(l) = t; 
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ERdree(l) = ERd; 
ERtree(l) = ERt; 
ERlree(l) = ER1; 
ERbree(l) = ERb; 
1=1+1; 
end; 
% Calculate time constants 
M = Phi(:,:,len); 
E = eig(M); 
tauveet = -Tr./(real(log(E»); 
tau = max(tauveet) 
% Plot Results 
plot (tree , xree(l,:), tree, sqrt (Cd/L) *vdO*exp(-tree/tau) , 
tree, -sqrt(Cd/L)*vdO*exp(-tree/tau»; 
ylabel('i_d (A)', 'FontSize', 16); 
xlabel('Time (s)', 'FontSize', 16); 
figure; 
plot(tree, xree(2,:), tree, vdO*exp(-tree/tau), tree, -vdO*exp(-tree/tau»; 
ylabel('v_d (V)', 'FontSize', 16); 
xlabel('Time (s)', 'FontSize', 16); 
figure; 
plot (tree , xree(3,:»; 
ylabel ( , i_ t (A)', ' FontSize', 16); 
xlabel('Time (s)', 'FontSize', 16); 
figure; 
plot(tree, xree(4,:»; 
ylabel('v_t (V)', 'FontSize', 16); 
xlabel('Time (s)', 'FontSize', 16); 
figure; 
plot(tree, xree(5,:»; 
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ylabel('v_o (V)', 'FontSize', 16); 
xlabel('Time (s)', 'FontSize', 16); 
figure; 
plot(tree, xree(4,:)./(Rb/2)); 
ylabel('i_b (A)', 'FontSize', 16); 
xlabel('Time (s)', 'FontSize', 16); 
figure; 
plot(tree, ERdree, tree, ERtree, tree, ERlree, tree, ERbree); 
ylabel('Total energy dissipated (J)', 'FontSize', 16); 
xlabel('Time (s)', 'FontSize', 16); 
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% M-file to simulate series-stacked converter under interleaved switching 
% Steady state solution 
% T Mouton 
% June 1999 
clear all; 
% System parameters 
Cd = 30e-3; % 
L = 300e-6; % 
C = 200e-6; % 
R = 0.01; % 
RI = 1· % • 
Rb = 0.001; % 
Vb = 1600; % 
fs = 1000; % 
fr = 50; % 
dt = 1e-9; % 
% Initial conditions 
idO = O· • 
vdO = 0; 
itO = O· • 
vtO = 0; 
vOO = 0; 
xO = [idO; vdO; itO; vtO; 
step = 20; 
% Calculate parameters 
Ts = 1/fs; 
Tr = 1/fr; 
Bus capacitance 
Filter inductance 
Filter capacitance 
Parasitic resistance 
Load resistance 
Bus resistance 
Dc-bus vOltage 
Switching frequency 
Reference frequency 
Time step 
vOOJ; 
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% Generate switching functions 
tcycle = 0; 
k = 1; 
Imat = [1, 
0, 
Phi = Imat; 
x = xo; 
0, 0, 
0, 1, 
for t = O:dt:Tr; 
0, 0; 
0, 0; 
% Reference signal 
fr = 0.8*cos(wr*t); 
0, 1, 0, 
0, 0, 0, 
0, 
1, 
% Carrier signal for converter 1 
if tcycle <= Ts/4; 
fcl = 4/Ts*tcycle; 
elseif tcycle < 3*Ts/4; 
fcl = 1-4/Ts*(tcycle-Ts/4); 
else 
0' ,
0' ,
fcl = -1+4/Ts*(tcycle-3*Ts/4); 
end; 
% Carrier signal for converter 2 
if tcycle <= Ts/2; 
fc2 = -1+4/Ts*tcycle; 
else 
fc2 = 1-4/Ts*(tcycle-Ts/2); 
end; 
% Incerement tcycle 
if tcycle >= Ts; 
tcycle = 0; 
else 
tcycle = tcycle+dt; 
end; 
% Calculate sl and s2 
if (fcl <= fr & fcl >= 
sl = 1 ; 
-fr) 
0, 0, 0, 0, 1] ; 
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else if (fcl <= -fr & fcl >= fr) 
sl = -1; 
else 
sl = 0; 
end; 
if (fc2 <= fr & fc2 >= -fr) 
s2 = 1; 
elseif (fc2 <= -fr & fc2 >= fr) 
s2 = -1; 
else 
s2 = 0; 
end; 
% Calculate st and sd and store values 
st = (sl+s2)/2; 
sd = (sl-s2)/2; 
% Calculate M 
A = [-R/L, st/L, 0, sd/L, 0; -st/Cd, 0, -sd/Cd, 0, 0; 
0, sd/L, -R/L, st/L, -2/L; -sd/Cd, 0, -st/Cd, 
-2/(Rb*Cd), 0; 0, 0, 1/(2*C), 0, -1/(2*Rl*C)]; 
Phi = expm(A*dt)*Phi; 
% Integrate system numerically 
vS = 300*cos(wr*t); 
B = [0; 0; 0; 2*Vb/(Rb*Cd); -vs/(2*Rl*C)]; 
x = x+(A*x+B)*dt; 
end; 
M = Phi; 
xl = inv(Imat-M)*x 
tcycle = 0; 
% Integrate system numerically again with xl as initial condition 
k = 1; 
1=1; 
x = xl; 
for t = O:dt:Tr; 
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% Reference signal 
fr = 0.8*cos(wr*t); 
% Carrier signal for converter 1 
if tcycle <= Ts/4; 
fcl = 4/Ts*tcycle; 
elseif tcycle < 3*Ts/4; 
fcl = 1-4/Ts*(tcycle-Ts/4); 
else 
fcl = -1+4/Ts*(tcycle-3*Ts/4); 
end; 
% Carrier signal for converter 2 
if tcycle <= Ts/2; 
fc2 = -1+4/Ts*tcycle; 
else 
fc2 = 1-4/Ts*(tcycle-Ts/2); 
end; 
% Incerement tcycle 
if tcycle >= Ts; 
tcycle = 0; 
else 
tcycle = tcycle+dt; 
end; 
% Calculate sl and s2 
if (fcl <= fr & fcl >= -fr) 
sl = 1; 
elseif (fcl <= -fr & fcl >= fr) 
sl = -1; 
else 
sl = 0; 
end; 
if (fc2 <= fr & fc2 >= -fr) 
s2 = 1; 
elseif (fc2 <= -fr & fc2 >= fr) 
s2 = -1; 
else 
s2 = 0; 
end; 
% Calculate st and sd and store values 
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st = (s1+s2)/2; 
sd = (s1-s2)/2; 
vs = 300*cos(wr*t); 
B = [0; 0; 0; 2*Vb/(Rb*Cd); -vs/(2*Rl*C)]; 
A = [-R/L, st/L, 0, sd/L, 0; 
-st/Cd, 0, -sd/Cd, 0, 0; 
0, sd/L, -R/L, st/L, -2/L; 
-sd/Cd, 0, -st/Cd, -2/(Rb*Cd), 0; 
0, 0, 1/(2*C), 0, -1/(2*Rl*C)]; 
x = x+(A*x+B)*dt; 
if mod(k, 20) == 0; 
xrec(:,l) = x; 
trec(l) = t; 
1=1+1; 
end; 
k=k+1 ; 
end; 
% Plot results 
plot(trec, xrec(1,:)); 
ylabel('i_d (A)', 'FontSize', 16); 
xlabel('Time (s)', 'FontSize', 16); 
figure; 
plot(trec, xrec(2,:)); 
ylabel('v_d (V)', 'FontSize', 16); 
xlabel('Time (s)', 'FontSize', 16); 
figure; 
plot(trec, xrec(3,:)); 
ylabel (' i_t (A)', ' FontSize', 16); 
xlabel('Time (s)', 'FontSize', 16); 
figure; 
plot(trec, xrec(4,:)); 
ylabel('v_t (V)', 'FontSize', 16); 
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xlabel('Time (8)', 'FontSize', 16); 
figure; 
plot(trec, xrec(5,:»; 
ylabel('v_o (V)', 'FontSize', 16); 
xlabel('Time (8)', 'FontSize', 16); 
figure; 
plot(trec, (Vb-xrec(4,:»*2/Rb); 
ylabel('i_b (A)', 'FontSize', 16); 
xlabel('Time (8)', 'FontSize', 16); 
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